5秒后页面跳转
500DBAE200M000ABFR PDF预览

500DBAE200M000ABFR

更新时间: 2024-11-24 20:10:59
品牌 Logo 应用领域
芯科 - SILICON /
页数 文件大小 规格书
4页 91K
描述
Oscillator, 0.9MHz Min, 200MHz Max, 200MHz Nom

500DBAE200M000ABFR 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:SOLCC6,.12Reach Compliance Code:unknown
风险等级:5.57安装特点:SURFACE MOUNT
端子数量:6最大工作频率:200 MHz
最小工作频率:0.9 MHz标称工作频率:200 MHz
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装等效代码:SOLCC6,.12
电源:3.3 V认证状态:Not Qualified
子类别:Other Oscillators标称供电电压:3.3 V
表面贴装:YESBase Number Matches:1

500DBAE200M000ABFR 数据手册

 浏览型号500DBAE200M000ABFR的Datasheet PDF文件第2页浏览型号500DBAE200M000ABFR的Datasheet PDF文件第3页浏览型号500DBAE200M000ABFR的Datasheet PDF文件第4页 
Si500D  
DIFFERENTIAL OUTPUT SILICON OSCILLATOR  
Features  
„
„
„
„
„
„
Quartz-free silicon oscillator  
Any-rate output frequencies from 0.9 to 200 MHz  
Quick turn delivery  
Highly reliable startup and operation  
Tri-state or power down operation  
1.8, 2.5, or 3.3 V options  
„
„
LVPECL, LVDS, HCSL, differential CMOS,  
and differential SSTL versions available  
3.2 x 4.0 mm footprint compatible with  
industry-standard 3.2 x 5.0 mm pinout  
Low power  
„
„
Pb-free and RoHS compliant  
Specifications  
Parameters  
Condition  
Min  
Typ  
Max  
Units  
Frequency Range  
0.9  
0
–55  
1.71  
2.25  
2.97  
34.0  
19.3  
14.9  
25.3  
29.0  
24.5  
24.3  
22.2  
9.7  
1.0  
1.1  
200  
±150  
+70  
MHz  
ppm  
C°  
C°  
V
Frequency Stability  
Operating Temperature  
Storage Temperature  
See Note 1.  
+125  
1.98  
2.75  
3.63  
36.0  
22.2  
16.5  
29.3  
31.8  
27.7  
26.7  
25  
1.8 V option  
2.5 V option  
3.3 V option  
Supply Voltage  
V
V
LVPECL  
Low Power LVPECL  
LVDS  
mA  
mA  
mA  
mA  
mA  
mA  
mA  
mA  
mA  
mA  
%
HCSL  
Differential CMOS(3.3 V option,10 pF,200 MHz)  
Differential SSTL-3  
Differential SSTL-2  
Differential SSTL-18  
Tri-State  
Supply Current  
10.7  
1.9  
54 + 13 ns/T  
460  
Powerdown  
Output Symmetry  
V
= 0  
46 – 13 ns/T  
DIFF  
CLK  
CLK  
LVPECL/LVDS  
HCSL/Differential SSTL  
Differential CMOS, 15 pF, >80 MHz  
Mid-level  
ps  
ps  
ns  
V
2
800  
1.6  
– 1.34  
DD  
.880  
Rise and Fall Times (20/80%)  
V
– 1.5  
V
LVPECL Output Option  
(DC coupling, 50 Ω to V – 2.0 V)  
DD  
2
Diff swing  
.720  
V
DD  
PK  
Mid-level  
Diff swing  
Mid-level  
Diff swing  
Mid-level  
Diff swing  
Mid-level  
Diff swing  
.68  
N/A  
V
V
PK  
V
Low Power LVPECL Output Option  
(AC coupling, 100 Ω Differential Load)  
2
.95  
1.26  
0.45  
0.96  
0.45  
.425  
.82  
1.15  
0.25  
0.85  
0.25  
0.35  
0.65  
45  
LVDS Output Option (2.5/3.3 V)  
2
(R  
= 100 Ω diff)  
V
TERM  
PK  
V
LVDS Output Option (1.8 V)  
2
(R  
= 100 Ω diff)  
V
TERM  
PK  
V
2
V
PK  
Ω
HCSL Output Option  
DC termination per pad  
55  
V
V
, sourcing 9 mA  
V
– 0.6  
0.6  
V
V
V
OH  
DD  
2
CMOS Output Voltage  
, sinking 9 mA  
SSTL-18  
SSTL-2  
OL  
.5 x V + 0.375  
DD  
.5 x V + 0.48  
DD  
.5 x V – 0.375  
DD  
.5 x V – 0.48  
DD  
2
V
SSTL Output Voltage  
SSTL-3  
.45 x V + 0.48  
DD  
.45 V – 0.48  
DD  
V
Powerup Time  
OE Deassertion to Clk Stop  
Return from Output Driver Stopped Mode  
Return From Tri-State Time  
Return From Powerdown Time  
From time V crosses min spec supply  
DD  
1
1
2
ms  
ns  
ns  
µs  
250 + 3 x T  
250 + 3 x T  
12 + 3 x T  
CLK  
CLK  
CLK  
2
2
3
ms  
Non-CMOS  
ps RMS  
ps RMS  
ps RMS  
ps RMS  
Period Jitter (1-sigma)  
CMOS, C = 7 pF  
L
1.0 MHz – min(20 MHz, 0.4 x F  
),non-CMOS  
0.6  
0.7  
1
OUT  
Integrated Phase Jitter  
1.0 MHz – min(20 MHz, 0.4 x F  
),CMOS format  
1.5  
OUT  
Notes:  
1. Inclusive of 25 C° initial frequency accuracy, operating temperature range, supply voltage change, output load change, 1st year aging at  
25 C°, shock and vibration.  
2. See AN409 for further details regarding output clock termination recommendations. SSTL minimum output voltage is minimum VOH. SSTL  
maximum output voltage is maximum VOL  
.
Rev. 0.2 9/08  
Copyright © 2008 by Silicon Laboratories  
Si500D  
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.  

与500DBAE200M000ABFR相关器件

型号 品牌 获取价格 描述 数据表
500DBAE200M000ACF SILICON

获取价格

LVPECL Output Clock Oscillator, 0.9MHz Min, 200MHz Max, 200MHz Nom
500DBAE200M000ACFR SILICON

获取价格

LVPECL Output Clock Oscillator, 0.9MHz Min, 200MHz Max, 200MHz Nom
500DBAE200M000ACHR SILICON

获取价格

LVPECL Output Clock Oscillator, 200MHz Nom, SMD, 6 PIN
500DBAF0M90000ACFR SILICON

获取价格

LVPECL Output Clock Oscillator, 0.9MHz Min, 200MHz Max, 0.9MHz Nom
500DBAF0M90000ACHR SILICON

获取价格

LVPECL Output Clock Oscillator, 0.9MHz Nom, SMD, 6 PIN
500DBAF200M000ACF SILICON

获取价格

LVPECL Output Clock Oscillator, 0.9MHz Min, 200MHz Max, 200MHz Nom
500DBBA62M5000ACH SILICON

获取价格

LVPECL Output Clock Oscillator,
500DCAD200M000ACH SILICON

获取价格

LVDS Output Clock Oscillator, 200MHz Nom, SMD, 6 PIN
500DCAE200M000ABFR SILICON

获取价格

Oscillator, 0.9MHz Min, 200MHz Max, 200MHz Nom
500DDAE0M90000ABF SILICON

获取价格

Oscillator, 0.9MHz Min, 200MHz Max, 0.9MHz Nom