AD6645
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
52 51 50 49 48 47 46 45 44 43 42 41 40
1
39
38
37
36
35
34
33
32
31
30
29
28
27
DV
D3
CC
PIN 1
IDENTIFIER
2
3
GND
VREF
D2
D1
4
GND
D0 (LSB)
DMID
GND
5
ENCODE
ENCODE
GND
6
AD6645
TOP VIEW
7
DV
CC
(Not to Scale)
8
AV
CC
OVR
DNC
9
AV
CC
10
11
12
13
GND
AIN
AV
CC
GND
AV
AIN
CC
GND
GND
14 15 16 17 18 19 20 21 22 23 24 25 26
NOTES
1. DNC = DO NOT CONNECT.
2. EXPOSED PAD. CONNECT THE EXPOSED PAD TO GND.
Figure 3. Pin Configuration
Table 7. Pin Function Descriptions
Pin Number
Mnemonic
DVCC
GND
Description
1, 33, 43
3.3 V Power Supply (Digital) Output Stage Only.
Ground.
2, 4, 7, 10, 13, 1ꢀ, 17, 19, 21, 23, 2ꢀ,
27, 29, 34, 42
3
ꢀ
VREF
ENCODE
2.4 V Reference. Bypass to ground with a 0.1 μF microwave chip capacitor.
Encode Input. Conversion initiated on rising edge.
6
ENCODE
ENCODE
, Differential Input.
Complement of
8, 9, 14, 16, 18, 22, 26, 28, 30
11
AVCC
AIN
ꢀ V Analog Power Supply.
Analog Input.
12
AIN
Complement of AIN, Differential Analog Input.
20
24
31
C1
C2
DNC
Internal Voltage Reference. Bypass to ground with a 0.1 μF chip capacitor.
Internal Voltage Reference. Bypass to ground with a 0.1 μF chip capacitor.
Do not connect this pin.
32
3ꢀ
36
OVR
DMID
D0 (LSB)
D1 to Dꢀ, D6 to D12
D13 (MSB)
DRY
Overrange Bit. A logic level high indicates analog input exceeds FS.
Output Data Voltage Midpoint. Approximately equal to (DVCC)/2.
Digital Output Bit (Least Significant Bit); Twos Complement.
Digital Output Bits in Twos Complement.
Digital Output Bit (Most Significant Bit); Twos Complement.
Data-Ready Output.
37 to 41, 44 to ꢀ0
ꢀ1
ꢀ2
ꢀ3 (EPAD)
Exposed Paddle (EPAD) Exposed Pad. Connect the exposed pad to GND.
Rev. D | Page 8 of 24