27LV256
FIGURE 1-2: PROGRAMMING WAVEFORMS
Program
Verify
VIH
Address
Data
Address Stable
VIL
VIH
VIL
tAS
tDS
tAH
High Z
Data Stable
Data Out Valid
tDF
(1)
tDH
13.0V(2)
5.0V
6.5V(2)
5.0V
VIH
VPP
VCC
CE
tVPS
tVCS
VIL
tOES
tPW
tOE
(1)
VIH
OE
tOPW
VIL
Notes:
(1) tDF and tOE are characteristics of the device but must be accommodated by the programmer
(2) VCC = 6.5V ±0.25V, VPP = VH = 13.0V ±0.25V for express algorithm
TABLE 1-6:
MODES
Operation Mode
CE
OE
VPP
A9
O0 - O7
Read
VIL
VIL
VIH
VIH
VIH
VIL
VIL
VIL
VIH
VIL
VIH
X
VCC
VH
X
X
DOUT
DIN
Program
Program Verify
Program Inhibit
Standby
VH
X
DOUT
VH
X
High Z
VCC
VCC
VCC
X
High Z
Output Disable
Identity
VIH
VIL
X
High Z
VH
Identity Code
X = Don’t Care
1.2
Read Mode
For Read operations, if the addresses are stable, the
address access time (tACC) is equal to the delay from
CE to output (tCE). Data is transferred to the output
after a delay from the falling edge of OE (tOE).
(See Timing Diagrams and AC Characteristics)
Read Mode is accessed when:
a) the CE pin is low to power up (enable) the chip
b) the OE pin is low to gate the data to the output
pins
1996 Microchip Technology Inc.
DS11020F-page 5