5秒后页面跳转
24LC1026T-I/SN PDF预览

24LC1026T-I/SN

更新时间: 2024-02-15 22:21:23
品牌 Logo 应用领域
美国微芯 - MICROCHIP 可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟光电二极管内存集成电路
页数 文件大小 规格书
32页 685K
描述
128K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8, 3.90 MM, ROHS COMPLIANT, PLASTIC, SOIC-8

24LC1026T-I/SN 技术参数

是否Rohs认证: 符合生命周期:Active
零件包装代码:SOIC包装说明:SOP, SOP8,.25
针数:8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.51
Factory Lead Time:10 weeks风险等级:5.45
最大时钟频率 (fCLK):0.4 MHz数据保留时间-最小值:200
耐久性:1000000 Write/Erase CyclesI2C控制字节:1010DDMR
JESD-30 代码:R-PDSO-G8JESD-609代码:e3
长度:4.9 mm内存密度:1048576 bit
内存集成电路类型:EEPROM内存宽度:8
湿度敏感等级:1功能数量:1
端子数量:8字数:131072 words
字数代码:128000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:128KX8封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP8,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
并行/串行:SERIAL峰值回流温度(摄氏度):260
电源:3/5 V认证状态:Not Qualified
反向引出线:NO座面最大高度:1.75 mm
串行总线类型:I2C最大待机电流:0.000005 A
子类别:EEPROMs最大压摆率:0.005 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:3.9 mm最长写入周期时间 (tWC):5 ms
写保护:HARDWAREBase Number Matches:1

24LC1026T-I/SN 数据手册

 浏览型号24LC1026T-I/SN的Datasheet PDF文件第4页浏览型号24LC1026T-I/SN的Datasheet PDF文件第5页浏览型号24LC1026T-I/SN的Datasheet PDF文件第6页浏览型号24LC1026T-I/SN的Datasheet PDF文件第8页浏览型号24LC1026T-I/SN的Datasheet PDF文件第9页浏览型号24LC1026T-I/SN的Datasheet PDF文件第10页 
24AA1026/24LC1026/24FC1026  
The data on the line must be changed during the low  
period of the clock signal. There is one bit of data per  
clock pulse.  
4.0  
BUS CHARACTERISTICS  
The following bus protocol has been defined:  
• Data transfer may be initiated only when the bus  
is not busy.  
Each data transfer is initiated with a Start condition and  
terminated with a Stop condition. The number of the  
data bytes transferred between the Start and Stop  
conditions is determined by the master device.  
• During data transfer, the data line must remain  
stable whenever the clock line is high. Changes in  
the data line while the clock line is high will be  
interpreted as a Start or Stop condition.  
4.5  
Acknowledge  
Accordingly, the following bus conditions have been  
defined (Figure 4-1).  
Each receiving device, when addressed, is obliged to  
generate an Acknowledge signal after the reception of  
each byte. The master device must generate an extra  
clock pulse which is associated with this Acknowledge  
bit.  
4.1  
Bus Not Busy (A)  
Both data and clock lines remain high.  
Note:  
The 24XX1026 does not generate any  
Acknowledge bits if an internal program-  
ming cycle is in progress, however, the  
control byte that is being polled must  
match the control byte used to initiate the  
write cycle.  
4.2  
Start Data Transfer (B)  
A high-to-low transition of the SDA line while the clock  
(SCL) is high determines a Start condition. All  
commands must be preceded by a Start condition.  
A device that acknowledges must pull-down the SDA  
line during the Acknowledge clock pulse in such a way  
that the SDA line is stable low during the high period of  
the acknowledge related clock pulse. Of course, setup  
and hold times must be taken into account. During  
reads, a master must signal an end of data to the slave  
by NOT generating an Acknowledge bit on the last byte  
that has been clocked out of the slave. In this case, the  
slave (24XX1026) will leave the data line high to enable  
the master to generate the Stop condition.  
4.3  
Stop Data Transfer (C)  
A low-to-high transition of the SDA line while the clock  
(SCL) is high determines a Stop condition. All  
operations must end with a Stop condition.  
4.4  
Data Valid (D)  
The state of the data line represents valid data when,  
after a Start condition, the data line is stable for the  
duration of the high period of the clock signal.  
FIGURE 4-1:  
DATA TRANSFER SEQUENCE ON THE SERIAL BUS  
(A)  
(B)  
(D)  
(D)  
(C) (A)  
SCL  
SDA  
Start  
Condition  
Address or  
Acknowledge  
Valid  
Data  
Allowed  
To Change  
Stop  
Condition  
FIGURE 4-2:  
ACKNOWLEDGE TIMING  
Acknowledge  
Bit  
1
2
3
4
5
6
7
8
9
1
2
3
SCL  
SDA  
Data from transmitter  
Data from transmitter  
The transmitter must release the SDA line at this  
point allowing the receiver to pull the SDA line low  
to acknowledge the previous eight bits of data.  
The receiver must release the SDA line at this  
point so the transmitter can continue sending  
data.  
2011-2013 Microchip Technology Inc.  
DS20002270D-page 7  

24LC1026T-I/SN 替代型号

型号 品牌 替代类型 描述 数据表
24LC1026-I/SM MICROCHIP

完全替代

128K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8, 5.28 MM, ROHS COMPLIANT, PLASTIC, SOIJ-8

与24LC1026T-I/SN相关器件

型号 品牌 获取价格 描述 数据表
24LC1026T-I/ST MICROCHIP

获取价格

I2C/2-WIRE SERIAL EEPROM
24LC128 MICROCHIP

获取价格

128K I 2 C ⑩ CMOS Serial EEPROM
24LC128 ARTSCHIP

获取价格

CMOS Serial EEPROM
24LC128-E/CS15K MICROCHIP

获取价格

128K I2C™ CMOS Serial EEPROM
24LC128-E/MC MICROCHIP

获取价格

128K I2C CMOS Serial EEPROM
24LC128-E/MF MICROCHIP

获取价格

128K I2C CMOS Serial EEPROM
24LC128-E/MFG MICROCHIP

获取价格

16K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8, 6 X 5 MM, ROHS COMPLIANT, PLASTIC, DFN-8
24LC128-E/MNY MICROCHIP

获取价格

128K I2C™ CMOS Serial EEPROM
24LC128E/MS ETC

获取价格

EEPROM
24LC128-E/MS MICROCHIP

获取价格

128K I2C™ CMOS Serial EEPROM