5秒后页面跳转
10AX032E3F27E2LG PDF预览

10AX032E3F27E2LG

更新时间: 2024-01-24 13:35:53
品牌 Logo 应用领域
英特尔 - INTEL 可编程逻辑
页数 文件大小 规格书
110页 1391K
描述
Field Programmable Gate Array, 320000-Cell, CMOS, PBGA672, 27 X 27 MM, ROHS COMPLIANT, FBGA-672

10AX032E3F27E2LG 技术参数

是否Rohs认证:符合生命周期:Active
包装说明:27 X 27 MM, ROHS COMPLIANT, FBGA-672Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.38
Is Samacsys:NJESD-30 代码:S-PBGA-B672
长度:27 mm输入次数:240
逻辑单元数量:320000输出次数:240
端子数量:672最高工作温度:100 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装等效代码:BGA672,26X26,40
封装形状:SQUARE封装形式:GRID ARRAY
峰值回流温度(摄氏度):NOT SPECIFIED电源:0.9 V
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:3.25 mm子类别:Field Programmable Gate Arrays
最大供电电压:0.93 V最小供电电压:0.87 V
标称供电电压:0.9 V表面贴装:YES
技术:CMOS温度等级:OTHER
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:27 mmBase Number Matches:1

10AX032E3F27E2LG 数据手册

 浏览型号10AX032E3F27E2LG的Datasheet PDF文件第102页浏览型号10AX032E3F27E2LG的Datasheet PDF文件第103页浏览型号10AX032E3F27E2LG的Datasheet PDF文件第104页浏览型号10AX032E3F27E2LG的Datasheet PDF文件第106页浏览型号10AX032E3F27E2LG的Datasheet PDF文件第107页浏览型号10AX032E3F27E2LG的Datasheet PDF文件第108页 
A10-DATASHEET  
2015.12.31  
105  
Document Revision History  
Date  
Version  
Changes  
Updated the AS Timing Parameters for AS ×1 and AS ×4 Configurations in Arria 10 Devices table as  
follows:  
Changed the symbol for data hold time from tH to tDH  
Updated the minimum value for tSU from 0 ns to 1 ns.  
Updated the minimum value for tDH from 2.5 ns to 1.5 ns.  
.
Added a note to the DCLK Frequency Specification in the AS Configuration Scheme table. Note: You can  
only set 12.5, 25, 50, and 100 MHz in the Quartus Prime software.  
Added a note to the Initialization Clock Source Option and the Maximum Frequency for Arria 10 Devices.  
Note: If you use the CLKUSRpin for AS and transceiver calibration simultaneously, the only allowed  
frequency is 100 MHz.  
Changed Arria 10 GS to Arria 10 SX in Uncompressed .rbf Sizes and Minimum Configuration Time  
Estimation tables.  
Added IO_IN_DLY_CHN and IO_OUT_DLY_CHN in the IOE Programmable Delay table.  
Changed the Min/Typ/Max description for the VICM (AC coupled) parameter in the "Reference Clock  
Specifications" table.  
Changed the Min/Typ/Max values in the "Transceiver Power Supply Operating Conditions for Arria 10 GX/  
SX Devices" table.  
Changed the Min/Typ/Max values in the "Transceiver Power Supply Operating Conditions for Arria 10 GT  
Devices" table.  
Added a footnote to the maximum data rate for GT channels in the "Transceiver Performance for GT  
Devices" section.  
Made the following changes to the "Transceiver Performance for Arria 10 GX/SX Devices" section.  
Changed the maximum data rate condition for chip-to-chip and backplane in the "Transmitter and  
Receiver Data Rate Performance" table.  
Added TX minimum data rate to the "Transmitter and Receiver Data Rate Performance" table.  
Changed the minimum frequency in the "ATX PLL Performance" table.  
Changed the minimum frequency in the "Fractional PLL Performance" table.  
Changed the minimum and maximum frequency in the "CMU PLL Performance" table.  
Arria 10 Device Datasheet  
Send Feedback  
Altera Corporation  

与10AX032E3F27E2LG相关器件

型号 品牌 描述 获取价格 数据表
10AX032E3F27I2SG INTEL Field Programmable Gate Array, 320000-Cell, CMOS, PBGA672, 27 X 27 MM, ROHS COMPLIANT, FBG

获取价格

10AX032E3F29E2SG INTEL Field Programmable Gate Array, 320000-Cell, CMOS, PBGA780, 29 X 29 MM, ROHS COMPLIANT, FBG

获取价格

10AX032E3F29I2SG INTEL Field Programmable Gate Array, 320000-Cell, CMOS, PBGA780, 29 X 29 MM, ROHS COMPLIANT, FBG

获取价格

10AX032E4F29I3LG INTEL Field Programmable Gate Array, 320000-Cell, CMOS, PBGA780, 29 X 29 MM, ROHS COMPLIANT, FBG

获取价格

10AX032H2F34I2SG INTEL Field Programmable Gate Array, 320000-Cell, CMOS, PBGA1152, 35 X 35 MM, ROHS COMPLIANT, FB

获取价格

10AX032H3F34E2SG INTEL Field Programmable Gate Array, 320000-Cell, CMOS, PBGA1152, 35 X 35 MM, ROHS COMPLIANT, FB

获取价格