5秒后页面跳转
100351SCX PDF预览

100351SCX

更新时间: 2024-11-24 20:30:35
品牌 Logo 应用领域
安森美 - ONSEMI 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
9页 100K
描述
D Flip-Flop

100351SCX 技术参数

生命周期:Active包装说明:SOP,
Reach Compliance Code:compliant风险等级:5.58
Is Samacsys:N其他特性:WITH DUAL CLOCK
系列:100KJESD-30 代码:R-PDSO-G24
长度:15.4 mm逻辑集成电路类型:D FLIP-FLOP
位数:6功能数量:1
端子数量:24最高工作温度:85 °C
最低工作温度:输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
传播延迟(tpd):1.9 ns座面最大高度:2.65 mm
表面贴装:YES技术:ECL
温度等级:OTHER端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
触发器类型:POSITIVE EDGE宽度:7.5 mm
最小 fmax:375 MHzBase Number Matches:1

100351SCX 数据手册

 浏览型号100351SCX的Datasheet PDF文件第2页浏览型号100351SCX的Datasheet PDF文件第3页浏览型号100351SCX的Datasheet PDF文件第4页浏览型号100351SCX的Datasheet PDF文件第5页浏览型号100351SCX的Datasheet PDF文件第6页浏览型号100351SCX的Datasheet PDF文件第7页 
July 1988  
Revised August 2000  
100351  
Low Power Hex D-Type Flip-Flop  
General Description  
The 100351 contains six D-type edge-triggered, master/  
slave flip-flops with true and complement outputs, a pair of  
common Clock inputs (CPa and CPb) and common Master  
Features  
40% power reduction of the 100151  
2000V ESD protection  
Pin/function compatible with 100151  
Voltage compensated operating range:  
4.2V to 5.7V  
Reset (MR) input. Data enters a master when both CPa  
and CPb are LOW and transfers to the slave when CPa and  
CPb (or both) go HIGH. The MR input overrides all other  
Available to industrial grade temperature range  
inputs and makes the Q outputs LOW. All inputs have  
50 kpull-down resistors.  
Ordering Code:  
Order Number Package Number  
Package Description  
100351SC  
100351PC  
100351QC  
100351QI  
M24B  
N24E  
V28A  
V28A  
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide  
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square  
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square  
Industrial Temperature Range (40°C to +85°C)  
Devises also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Logic Symbol  
Connection Diagrams  
24-Pin DIP/SOIC  
28-Pin PLCC  
Pin Descriptions  
Pin Names  
Description  
D0D5  
CPa, CPb  
MR  
Data Inputs  
Common Clock Inputs  
Asynchronous Master Reset Input  
Data Outputs  
Q0Q5  
Q0Q5  
Complementary Data Outputs  
© 2000 Fairchild Semiconductor Corporation  
DS009885  
www.fairchildsemi.com  

与100351SCX相关器件

型号 品牌 获取价格 描述 数据表
100351W-QMLV ETC

获取价格

Hex D-Type Flip-Flop
100352 NSC

获取价格

Low Power 8-Bit Buffer with Cut-Off Drivers
100352 FAIRCHILD

获取价格

Low Power 8-Bit Buffer with Cut-Off Drivers
10035202 AMPHENOL

获取价格

Card Edge Connector, 29 Contact(s), 1 Row(s), Female, Right Angle, Surface Mount Terminal,
10035202-001LF FCI-CONNECTOR

获取价格

SAS RECEPTACLE R/A SMT ASSY
10035202-001TRLF FCI-CONNECTOR

获取价格

SAS RECEPTACLE R/A SMT ASSY
10035202-002C-TRLF FCI-CONNECTOR

获取价格

SAS RECEPTACLE R/A SMT ASSY
10035202-002LF FCI-CONNECTOR

获取价格

SAS RECEPTACLE R/A SMT ASSY
10035202-002TRLF FCI-CONNECTOR

获取价格

SAS RECEPTACLE R/A SMT ASSY
10035202-003LF FCI-CONNECTOR

获取价格

SAS RECEPTACLE R/A SMT ASSY