Datasheet > ZL50073_06

ZL50073_06

更新时间： 2022-04-23 23:00:11

品牌	Logo	应用领域
加拿大卓联 - ZARLINK		开关
页数	文件大小	规格书
68页	618K
描述
32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps), and 128 Inputs and 128 Outputs

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ZL50073_06 数据手册

ZL50073

Data Sheet

Change Summary

The following table captures the changes from the April 2005 issue.

Page

Item

10.4.1, “Read Cycle“

Figure 10 "Read Cycle Operation"

10.4.2, “Write Cycle“

Change

Clarified WAIT signal description in Read Cycle.

Corrected WAIT signal tristate timing in Read Cycle.

Clarified WAIT signal description in Write Cycle.

Corrected WAIT signal tristate timing in write Cycle.

Figure 11 "Write Cycle Operation"

Table 23 “BER Counter Group and

Stream Address Mapping“

Corrected BER Counter Group and Stream Mapping

Addresses.

The following table captures the changes from the July 2004 issue.

Page

Item

Change

"Pin Description" - CKo0-3

Added special requirement for using output clock at

65.536 MHz.

"Pin Description" - DTA, WAIT

Added more detailed description to the DTA and WAIT

pins.

Added t_FPIS, t_FPIH(input frame pulse setup and hold)

maximum values.

“AC Electrical Characteristics1 - FPi0-2

and CKi0-2 Timing“

Figure 13 "Frame Skew Timing Diagram" Added FPi1,2 frame pulse to Figure “Frame Skew Timing

Diagram” to clarify frame boundary skew.

(1) “AC Electrical Characteristics1 -

FPO0-3 and CKO0-3 (65.536 MHz)

Timing“

Added CKO0-3 and FPO0-3 setup and hold parameters for

all different clock rates.

(2) “AC Electrical Characteristics1 -

FPO0-3 and CKO0-3 (32.768 MHz)

Timing“

(3) “AC Electrical Characteristics1 -

FPO0-3 and CKO0-3 (16.384 MHz)

Timing“

(4) “AC Electrical Characteristics1 -

FPO0-3 and CKO0-3 (8.192 MHz)

Timing“

“AC Electrical Characteristics - Output

Clock Jitter Generation“

“AC Electrical Characteristics1 - Serial

Data Timing2 to CKi“

Added this table to specify CKO0-3 jitter generation.

(1) Values of parameters t_SIPS,t_SIPH,t_SINS,t_SINH,t_SINV,

t_{SIPV, SIPZ}and t_SINZare revised.

(2) Separated parameter t_CKDinto t_CKDPand t_CKDN.

Added more detail to figure.

Figure 16 "Serial Data Timing to CKi"

“AC Electrical Characteristics - Serial

Data Timing1 to CKo2“

Values of parameters t_{SOPS, SOPH, SONS, SONH, SOPV,}

t_{SONV, SOPZ}and t_SONZare revised.

Figure 17 "Serial Data Timing to CKo"

“AC Electrical Characteristics - CKo to

Other CKo Skew1“

Added more detail to figure.

Added CKO skew parameters, t_CKOS

Figure 18 "CKo to other CKo Skew"

Added figure to show t_CKOS.

Zarlink Semiconductor Inc.

1...4 5 678 9 10...68

下载PDF

与ZL50073_06相关器件

型号	品牌	描述	获取价格	数据表
ZL50073GA	ZARLINK	Digital Time Switch, PBGA484, 23 X 23 MM, 1 MM PITCH, PLASTIC, BGA-484	获取价格
ZL50073GAC	ZARLINK	32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Str	获取价格
ZL50073GAG2	ZARLINK	32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Str	获取价格
ZL50074	ZARLINK	32 K x 32 K Channel TDM Switch with 128 Input and 128 Output Streams	获取价格
ZL50074GAC	ZARLINK	32 K x 32 K Channel TDM Switch with 128 Input and 128 Output Streams	获取价格
ZL50074GAG2	ZARLINK	32 K x 32 K Channel TDM Switch with 128 Input and 128 Output Streams	获取价格