Z80182/Z8L182
Zilog
ZILOG INTELLIGENT PERIPHERAL
P R E L I M I N A R Y
Z180 CPU SIGNALS
A19-A0. Address Bus (input/output, active High, tri-state).
A19-A0 form a 20-bit address bus. The Address Bus
provides the address for memory data bus exchanges up
to 1 Mbyte, and I/O data bus exchanges up to 64K. The
address bus enters a high impedance state during reset
and external bus acknowledge cycles, as well as during
SLEEP and HALT states. This bus is an input when the
external bus master is accessing the on-chip peripherals.
Address line A18 is multiplexed with the output of PRT
channel 1 (TOUT, selected as address output on reset).
/MRD. Memory Read (input/output, active Low, tri-state).
/MRD is active when both the internal /MREQ and /RD are
active. /MRD is multiplexed with /MREQ on the /MRD
//MREQ pin. The /MRD//MREQ pin is an input during
adapter modes; is tri-state during bus acknowledge if
/MREQ function is selected; and is inactive High if /MRD
function is selected. The default function on power up is
/MRD and may be changed by programming bit 3 of the
Interrupt Edge/Pin MUX Register (xxDFH).
/MWR. Memory Write (input/output, active Low, tri-state).
/MWR is active when both the internal /MREQ and /WR are
active. This /RTSA or PC2 combination is pin multiplexed
with/MWRonthe/MWR/PC2//RTSApin.Thedefaultfunction
ofthispinonpowerupis/MWR, whichmaybechangedby
programming bit 3 in the Interrupt Edge/Pin MUX Register
(xxDFH).
D7-D0. Data Bus (bi-directional, active High, tri-state). D7-
D0 constitute an 8-bit bi-directional data bus, used for the
transferofinformationtoandfromI/Oandmemorydevices.
Thedatabusentersthehighimpedancestateduringreset
and external bus acknowledge cycles, as well as during
SLEEP and HALT states.
/RD.Read(input/output,activeLow,tri-state)./RDindicates
that the CPU wants to read data from memory or an I/O
device. The addressed I/O or memory device should use
this signal to gate data onto the CPU data bus.
/WAIT. (input/output active Low). /WAIT indicates to the
MPU that the addressed memory or I/O devices are not
ready for a data transfer. This input is used to induce
additionalclockcyclesintothecurrentmachinecycle. The
/WAIT input is sampled on the falling edge of T2 (and
subsequent wait states). If the input is sampled Low, then
additional wait states are inserted until the /WAIT input is
sampled High, at which time execution will continue.
/WR.Write(input/output,activeLow,tri-state)./WRindicates
that the CPU data bus holds valid data to be stored at the
addressed I/O or memory location.
/IORQ. I/O Request (input/output, active Low, tri-state).
/IORQ indicates that the address bus contains a valid I/O
addressforanI/OreadorI/Owriteoperation. /IORQisalso
generated, along with /M1, during the acknowledgment of
the /INT0 input signal to indicate that an interrupt response
vector can be placed onto the data bus. This signal is
analogous to the IOE signal of the Z64180.
/HALT. Halt/Sleep Status (input/output, active Low). This
output is asserted after the CPU has executed either the
HALT or SLEEP instruction, and is waiting for either non-
maskable or maskable interrupts before operation can
resume. It is also used with the /M1 and ST signals to
decode status of the CPU machine cycle. On exit of HALT/
SLEEP mode, the first instruction fetch can be delayed by
16 clock cycles after the /HALT pin goes High, if HALT 16
feature is selected.
/M1. Machine Cycle 1 (input/output, active Low). Together
with /MREQ, /M1 indicates that the current cycle is the
opcode fetch cycle of an instruction execution; unless
/M1E bit in the OMCR is cleared to 0. Together with /IORQ,
/M1 indicates that the current cycle is for an interrupt
acknowledge. Itisalsousedwiththe/HALTandSTsignals
to decode status of the CPU machine cycle. This signal is
analogous to the /LIR signal of the Z64180.
/BUSACK. Bus Acknowledge (input/output, active Low).
/BUSACK indicates to the requesting device, the MPU
address and data bus, and some control signals, have
entered their high impedance state.
/BUSREQ. Bus Request (input, active Low). This input is
used by external devices (such as DMA controllers) to
request access to the system bus. This request has a
higher priority than /NMI and is always recognized at the
end of the current machine cycle. This signal will stop the
CPU from executing further instructions and places the
address/databusesandothercontrolsignals,intothehigh
impedance state.
/MREQ. Memory Request (input/output, active Low, tri-
state). /MREQ indicates that the address bus holds a valid
address for a memory read or memory write operation.
This signal is analogous to the /ME signal of the Z64180.
/MREQ is multiplexed with /MRD on the /MRD//MREQ pin.
The /MRD//MREQ pin is an input during adapter modes; is
tri-state during bus acknowledge if the /MREQ function is
selected; and is inactive High if /MRD function is selected.
DS971820600
3-5
5秒后页面跳转
深入解析CS8416引脚说明、参数、技术特点
TPA3116D2功放芯片参数详解、引脚说明
移位寄存器74HC165引脚说明、驱动程序示例解读
深入解析AD9833：DDS频率合成器的卓越性能与广泛应用
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
