Z80182/Z8L182
ZILOG INTELLIGENT PERIPHERAL
Zilog
P R E L I M I N A R Y
Z180 CPU SIGNALS (Continued)
/NMI. Non-maskable interrupt (input, negative edge
triggered). /NMI has a higher priority than /INT and is
always recognized at the end of an instruction, regardless
of the state of the interrupt enable flip-flops. This signal
forces CPU execution to continue at location 0066H.
/INT1, /INT2.MaskableInterruptRequests1and2(inputs,
active Low). This signal is generated by external I/O
devices. The CPU will honor these requests at the end of
thecurrentinstructioncycleaslongasthe/NMI,/BUSREQ,
and /INT0 signals are inactive. The CPU acknowledges
these interrupt requests with an interrupt acknowledge
cycle. Unlike the acknowledgment for /INT0, during this
cycle neither the /M1 or /IORQ signals become active.
These pins may be programmed to provide an active Low
level on rising or falling edge interrupts. The level of the
external /INT1 and /INT2 pins may be read through bits
PC6 and PC7 of parallel Port C. Pin /INT1/PC6 multiplexes
/INT1 and PC6. Pin /INT2/PC7 multiplexes /INT2 and PC7.
/INT0. Maskable Interrupt Request 0 (input/output active
Low). This signal is generated by external I/O devices. The
CPU will honor this request at the end of the current
instructioncycleaslongasthe/NMIand/BUSREQsignals
are inactive. The CPU acknowledges this interrupt request
with an interrupt acknowledge cycle. During this cycle,
both the /M1 and /IORQ signals become active. The
internal Z180 MPU’s /INT0 source is: /INT0 or ESCC or the
MIMIC. This input is level triggered. /INT0 is an open-drain
output, so you can connect other open-drain interrupts
onto the circuit in addition to haveing a pull-up to VCC.
/RFSH. Refresh (input/output, active Low, tri-state).
Together with /MREQ, /RFSH indicates that the current
CPU machine cycle and the contents of the address bus
should be used for refresh of dynamic memories. The low
order 8 bits of the address bus (A7-A0) contain the refresh
address. This signal is analogous to the /REF signal of the
Z64180.
Z180 MPU UART AND SIO SIGNALS
CKA0,CKA1. AsynchronousClocks0and1(bi-directional,
active High). These pins are the transmit and receive
clocks for the synchronous channels. CKA0 is multiplexed
with/DREQ0ontheCKA0//DREQ0pin.CKA1ismultiplexed
with /TEND0 on the CKA1//TEND0 pin.
TxA0. Transmit Data 0 (output, active High). This signal is
the transmitted data from the ASCI channel 0. This pin is
multiplexed with PB3 (parallel Port B, bit 3) on the
TxA0/PB3 pin.
TxS. Clocked Serial Transmit Data (output, active High).
ThislineisthetransmitteddatafromtheCSIOchannel.TxS
is multiplexed with the ESCC signal (/DTR//REQB) and the
16550 MIMIC interface signal HINTR on the TxS//DTR
//REQB//HINTR pin.
CKS. Serial Clock (bi-directional, active High). This line is
clock for the CSIO channel and is multiplexed with the
ESCC signal (/W//REQB) and the 16550 MIMIC interface
signal /HTxRDY on the CKS//W//REQB//HTxRDY pin.
/DCD0. Data Carrier Detect 0 (input, active Low). This is a
programmable modem control signal for ASCI channel 0.
/DCD0 is multiplexed with the PB2 (parallel Port B, bit 2) on
the /DCD0/PB2 pin.
RxA0. Receive Data 0 (input, active High). This signal is
the receive data to ASCI channel 0. This pin is multiplexed
with PB4 (parallel Port B, bit 4) on the RxA0/PB4.
RxS. Clocked Serial Receive Data (input, active High).
This line is the receive data for the CSIO channel. RxS is
multiplexed with the /CTS1 signal for ASCI channel 1 and
with PB7 (parallel Port B, bit 7) on the RxS//CTS1/PB7 pin.
/RTS0. Request to Send 0 (output, active Low). This is a
programmable modem control signal for ASCI channel 0.
ThispinismultiplexedwithPB0(parallelPortB,bit0)onthe
/RTS0/PB0 pin.
RxA1. Received Data ASCI channel 1 (input, active High).
ThispinismultiplexedwithPB6(parallelPortB,bit6)onthe
RxA1/PB6 pin.
/CTS0. Clear to Send 0 (input, active Low). This line is a
modem control signal for the ASCI channel 0. This pin is
multiplexed with PB1 (parallel Port B, bit 1) on the /CTS0
/PB1 pin.
TxA1. Transmitted Data ASCI Channel 1 (output, active
High). This pin is multiplexed with PB5 (parallel Port B, bit
5) on the TxA1/PB5 pin.
DS971820600
3-6
PS009801-0301
5秒后页面跳转
STM32H743技术深度剖析与应用案例探索
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
74HC14芯片资料介绍：性能特性分析、引脚介绍
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
