APPLICATION NOTE
0
R
XCR5064C: 64 Macrocell CPLD with
Enhanced Clocking
0
14*
DS044 (v1.1) February 10, 2000
Product Specification
speed and zero power in a 64 macrocell CPLD. With the
FZP design technique, the XCR5064C offers true pin-to-pin
speeds of 7.5 ns, while simultaneously delivering power
that is less than 100 µA at standby without the need for
`turbo bits' or other power down schemes. By replacing
conventional sense amplifier methods for implementing
product terms (a technique that has been used in PLDs
since the bipolar era) with a cascaded chain of pure CMOS
gates, the dynamic power is also substantially lower than
any competing CPLDz. These devices are the first TotalC-
MOS PLDs, as they use both a CMOS process technology
and the patented full CMOS FZP design technique.
Features
•
Industry's first TotalCMOS™ PLD - both CMOS design
and process technologies
•
Fast Zero Power (FZP™) design technique provides
ultra-low power and very high speed
High speed pin-to-pin delays of 7.5 ns
Ultra-low static power of less than 100 µA
100% routable with 100% utilization while all pins and
all macrocells are fixed
•
•
•
•
•
•
Deterministic timing model that is extremely simple to
use
Up to 12 clocks with programmable polarity at every
macrocell
5V, In-System Programmable (ISP) using a JTAG
interface
The Xilinx FZP CPLDs utilize the patented XPLA
(eXtended Programmable Logic Array) architecture. The
XPLA architecture combines the best features of both PLA
and PAL type structures to deliver high speed and flexible
logic allocation that results in superior ability to make
design changes with fixed pinouts. The XPLA structure in
each logic block provides a fast 7.5 ns PAL path with five
dedicated product terms per output. This PAL path is joined
by an additional PLA structure that deploys a pool of 32
product terms to a fully programmable OR array that can
allocate the PLA product terms to any output in the logic
block. This combination allows logic to be allocated effi-
ciently throughout the logic block and supports as many as
37 product terms on an output. The speed with which logic
is allocated from the PLA array to an output is only 2.0 ns,
regardless of the number of PLA product terms used, which
-
-
On-chip supervoltage generation
ISP commands include: Enable, Erase, Program,
Verify
-
-
-
Supported by multiple ISP programming platforms
Four pin JTAG interface (TCK, TMS, TDI, TDO)
JTAG commands include: Bypass, Idcode
•
•
Support for complex asynchronous clocking
Innovative XPLA™ architecture combines high speed
with extreme flexibility
•
•
•
•
1000 erase/program cycles guaranteed
20 years data retention guaranteed
Logic expandable to 37 product terms
PCI compliant
results in worst case t 's of only 9.5 ns from any pin to any
2
PD
•
•
•
Advanced 0.5µ E CMOS process
other pin. In addition, logic that is common to multiple out-
puts can be placed on a single PLA product term and
shared across multiple outputs via the OR array, effectively
increasing design density.
Security bit prevents unauthorized access
Design entry and verification using industry standard
and Xilinx CAE tools
•
•
Reprogrammable using industry standard device
programmers
Innovative Control Term structure provides either sum
terms or product terms in each logic block for:
The XCR5084C CPLDs are supported by industry stan-
dard CAE tools (Cadence/OrCAD, Exemplar Logic, Mentor,
Synopsys, Synario, Viewlogic, and Synplicity), using text
(ABEL, VHDL, Verilog) and/or schematic entry. Design ver-
ification uses industry standard simulators for functional
and timing simulation. Development is supported on per-
sonal computer, Sparc, and HP platforms. Device fitting
uses Xilinx developed tools including WebFITTER.
-
-
-
Programmable 3-state buffer
Asynchronous macrocell register preset/reset
Up to two asynchronous clocks
•
Programmable global 3-state pin facilitates "bed of
nails" testing without using logic resources
Available in PLCC and VQFP packages
•
•
The XCR5064C CPLD is reprogrammable using industry
standard device programmers from vendors such as Data
I/O, BPMicrosystems, SMS, and others. The XCR5064C
also includes an industry-standard, IEEE 1149.1, JTAG
interface through which In-System Programming (ISP) and
reprogramming of the device are supported.
Available in both Commercial and Industrial grades
Description
The XCR5064C CPLD (Complex Programmable Logic
Device) is the second in a family of CoolRunner™ CPLDs
from Xilinx Semiconductors. These devices combine high
DS044 (v1.1) February 10, 2000
www.xilinx.com
1-800-255-7778
1
5秒后页面跳转
塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
英特尔震撼发布：128核心256线程的至强6性能核处理器
SK海力士量产12层HBM3E，容量高达36GB
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
