5秒后页面跳转
X5645S14I-4.5A PDF预览

X5645S14I-4.5A

更新时间: 2024-01-12 23:34:43
品牌 Logo 应用领域
XICOR 监控可编程只读存储器电动程控只读存储器电可擦编程只读存储器
页数 文件大小 规格书
19页 117K
描述
CPU Supervisor with 64Kbit SPI EEPROM

X5645S14I-4.5A 数据手册

 浏览型号X5645S14I-4.5A的Datasheet PDF文件第2页浏览型号X5645S14I-4.5A的Datasheet PDF文件第3页浏览型号X5645S14I-4.5A的Datasheet PDF文件第4页浏览型号X5645S14I-4.5A的Datasheet PDF文件第5页浏览型号X5645S14I-4.5A的Datasheet PDF文件第6页浏览型号X5645S14I-4.5A的Datasheet PDF文件第7页 
Replaces X25643/X25645  
X5643/X5645  
CPU Supervisor with 64Kbit SPI EEPROM  
FEATURES  
• Selectable watchdog timer  
• Low V detection and reset assertion  
DESCRIPTION  
These devices combine four popular functions, Power-  
on Reset Control, Watchdog Timer, Supply Voltage  
Supervision, and Block Lock Protect Serial EEPROM  
Memory in one package. This combination lowers sys-  
tem cost, reduces board space requirements, and  
increases reliability.  
CC  
—Five standard reset threshold voltages  
—Re-program low V reset threshold voltage  
CC  
using special programming sequence  
—Reset signal valid to V = 1V  
CC  
• Determine watchdog or low voltage reset with a  
volatile flag bit  
Applying power to the device activates the power on  
reset circuit which holds RESET/RESET active for a  
period of time. This allows the power supply and oscilla-  
tor to stabilize before the processor can execute code.  
• Long battery life with low power consumption  
—<50µA max standby current, watchdog on  
—<1µA max standby current, watchdog off  
—<400µA max active current during read  
• 64Kbits of EEPROM  
• Built-in inadvertent write protection  
Power-up/power-down protection circuitry  
—Protect 0, 1/4, 1/2 or all of EEPROM array with  
Block Lockprotection  
—In circuit programmable ROM mode  
• 2MHz SPI interface modes (0,0 & 1,1)  
• Minimize EEPROM programming time  
—32-byte page write mode  
The Watchdog Timer provides an independent protection  
mechanism for microcontrollers. When the microcon-  
troller fails to restart a timer within a selectable time out  
interval, the device activates the RESET/RESET signal.  
The user selects the interval from three preset values.  
Once selected, the interval does not change, even after  
cycling the power.  
The device’s low V  
detection circuitry protects the  
CC  
user’s system from low voltage conditions, resetting  
the system when V  
falls below the minimum V  
CC  
CC  
—Self-timed write cycle  
trip point. RESET/RESET is asserted until V  
returns  
CC  
—5ms write cycle time (typical)  
• 2.7V to 5.5V and 4.5V to 5.5V power supply  
operation  
• Available packages  
—8-lead PDIP, 14-lead SOIC  
to proper operating level and stabilizes. Five industry  
standard V thresholds are available, however,  
TRIP  
Xicor’s unique circuits allow the threshold to be repro-  
grammed to meet custom requirements or to fine-tune  
the threshold for applications requiring higher precision.  
BLOCK DIAGRAM  
Watchdog Transition  
Detector  
Watchdog  
Timer Reset  
WP  
Protect Logic  
RESET/RESET  
SI  
Data  
Register  
Status  
Register  
SO  
Command  
Decode &  
Control  
Reset &  
Watchdog  
Timebase  
X5643 = RESET  
X5645 = RESET  
SCK  
16Kbits  
16Kbits  
CS/WDI  
Logic  
V
Threshold  
Reset logic  
CC  
32Kbits  
Power On and  
Low Voltage  
Reset  
V
+
-
CC  
Generation  
V
TRIP  
Characteristics subject to change without notice. 1 of 19  
REV 1.1.1 3/5/01  
www.xicor.com  

与X5645S14I-4.5A相关器件

型号 品牌 获取价格 描述 数据表
X5645S14IT1 XICOR

获取价格

Power Supply Management Circuit, Adjustable, 1 Channel, PDSO14, PLASTIC, SOIC-14
X5645S14T1 RENESAS

获取价格

1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14, PLASTIC, SOIC-14
X5645S8-1.8 ETC

获取价格

SPI Serial EEPROM with Supervisory Features
X5645S8-2.7 ETC

获取价格

SPI Serial EEPROM with Supervisory Features
X5645X14I-4.5A ETC

获取价格

Analog IC
X5648 INTERSIL

获取价格

CPU Supervisor with 64Kbit SPI EEPROM
X5648P INTERSIL

获取价格

CPU Supervisor with 64Kbit SPI EEPROM
X5648P-4.5A INTERSIL

获取价格

CPU Supervisor with 64Kbit SPI EEPROM
X5648S14 INTERSIL

获取价格

CPU Supervisor with 64Kbit SPI EEPROM
X5648S14-1.8 ETC

获取价格

SPI Serial EEPROM with Supervisory Features