5秒后页面跳转
X24C01SIG-3 PDF预览

X24C01SIG-3

更新时间: 2024-01-15 11:06:16
品牌 Logo 应用领域
ICMIC 内存集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
页数 文件大小 规格书
14页 275K
描述
Serial E2PROM

X24C01SIG-3 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:8
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.51风险等级:5.78
Is Samacsys:N最大时钟频率 (fCLK):0.1 MHz
JESD-30 代码:R-PDSO-G8长度:4.89 mm
内存密度:1024 bit内存集成电路类型:EEPROM
内存宽度:8功能数量:1
端子数量:8字数:128 words
字数代码:128工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:128X8封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:SERIAL
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
座面最大高度:1.75 mm串行总线类型:I2C
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:3.9 mm最长写入周期时间 (tWC):10 ms
Base Number Matches:1

X24C01SIG-3 数据手册

 浏览型号X24C01SIG-3的Datasheet PDF文件第2页浏览型号X24C01SIG-3的Datasheet PDF文件第3页浏览型号X24C01SIG-3的Datasheet PDF文件第4页浏览型号X24C01SIG-3的Datasheet PDF文件第6页浏览型号X24C01SIG-3的Datasheet PDF文件第7页浏览型号X24C01SIG-3的Datasheet PDF文件第8页 
X24C01  
WRITE OPERATIONS  
the page address. The X24C01 is capable of a four byte page  
write operation. It is initiated in the same manner as  
the byte write operation, but instead of terminating the  
transfer of data after the first data byte, the master can  
Byte Write  
To initiate a write operation, the master sends a start  
condition followed by a seven bit word address and a write  
bit. The X24C01 responds with an acknowledge, then waits  
for eight bits of data and then responds with an  
transmit up to three more bytes. After the receipt of each data  
byte, the X24C01 will respond with an acknowledge.  
After the receipt of each data byte, the two low order address  
bits are internally incremented by one. The high  
acknowledge. The master then terminates the transfer by  
generating a stop condition, at which time the X24C01  
order five bits of the address remain constant. If the  
master should transmit more than four data bytes prior  
begins the internal write cycle to the nonvolatile memory.  
While the internal write cycle is in progress, the X24C01  
to generating the stop condition, the address counter will “roll  
over” and the previously transmitted data will be  
inputs are disabled, and the device will not respond to any  
requests from the master. Refer to Figure 4 for the  
address, acknowledge and data transfer sequence.  
overwritten. As with the byte write operation, all inputs are  
disabled until completion of the internal write cycle.  
Refer to Figure 5 for the address, acknowledge and data  
transfer sequence.  
Page Write  
The most significant five bits of the word address define  
Figure 4. Byte Write  
S
T
A
R
T
S
T
WORD  
ADDRESS (n)  
BUS ACTIVITY:  
SDA LINE  
DATA n  
O
P
S
P
A
C
K
A
C
K
L
S
B
M
S
B
R
/
BUS ACTIVITY:  
X24C01  
W
3837 FHD F09  
Figure 5. Page Write  
S
T
A
R
T
S
T
WORD  
ADDRESS (n)  
BUS ACTIVITY:  
DATA n  
DATA n+1  
DATA n+3  
O
P
SDA LINE  
S
P
A
C
K
A
C
K
A
C
K
A
C
K
L
S
B
M
S
B
R
/
BUS ACTIVITY:  
X24C01  
W
3837 FHD F10  
5

与X24C01SIG-3相关器件

型号 品牌 描述 获取价格 数据表
X24C01SIG-3.5 ICMIC Serial E2PROM

获取价格

X24C01SIT1 XICOR EEPROM, 128X8, Serial, CMOS, PDSO8, PLASTIC, SOIC-8

获取价格

X24C01SIT3 XICOR EEPROM, 128X8, Serial, CMOS, PDSO8, PLASTIC, SOIC-8

获取价格

X24C01SM ICMIC Serial E2PROM

获取价格

X24C01SM XICOR Serial E2PROM

获取价格

X24C01SM-2.7 ICMIC Serial E2PROM

获取价格