Datasheet > 存储 > DRAM> WEDPN16M64VR-133B2M

WEDPN16M64VR-133B2M

更新时间： 2024-02-27 23:12:26

品牌	Logo	应用领域
WEDC		动态存储器
页数	文件大小	规格书
15页	448K
描述
16Mx64 REGISTERED SYNCHRONOUS DRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

WEDPN16M64VR-133B2M 数据手册

浏览型号WEDPN16M64VR-133B2M的Datasheet PDF文件第2页

浏览型号WEDPN16M64VR-133B2M的Datasheet PDF文件第3页

浏览型号WEDPN16M64VR-133B2M的Datasheet PDF文件第4页

浏览型号WEDPN16M64VR-133B2M的Datasheet PDF文件第5页

浏览型号WEDPN16M64VR-133B2M的Datasheet PDF文件第6页

浏览型号WEDPN16M64VR-133B2M的Datasheet PDF文件第7页

WEDPN16M64VR-XB2X

White Electronic Designs

16Mx64 REGISTERED SYNCHRONOUS DRAM

FEATURES

GENERAL DESCRIPTION

ꢀ

Registered for enhanced performace of bus speeds

The 128MByte (1Gb) SDRAM is a high-speed CMOS,

dynamic random-access, memory using 4 chips containing

268,435,456 bits. Each chip is internally conﬁgured as a

quad-bank DRAM with a synchronous interface. Each of

the chip’s 67,108,864-bit banks is organized as 8,192 rows

by 512 columns by 16 bits. The MCP also incorporates

two 16-bit universal bus drivers for input control signals

and addresses.

• 100, 125, 133MHz

ꢀ

Package:

• 219 Plastic Ball Grid Array (PBGA), 25 x 25mm

Single 3.3V 0.3V power supply

Fully Synchronous; all signals registered on positive

edge of system clock cycle

ꢀ

Internal pipelined operation; column address can be

changed every clock cycle

Internal banks for hiding row access/precharge

Programmable Burst length 1,2,4,8 or full page

8,192 refresh cycles

Commercial, Industrial and Military Temperature

Ranges

Organized as 16M x 64

Read and write accesses to the SDRAM are burst oriented;

accesses start at a selected location and continue for

a programmed number of locations in a programmed

sequence. Accesses begin with the registration of an

ACTIVE command, which is then followed by a READ or

WRITE command. The address bits registered coincident

with the ACTIVE command are used to select the bank

and row to be accessed (BA0, BA1 select the bank; A0-

12 select the row). The address bits registered coincident

with the READ or WRITE command are used to select the

starting column location for the burst access.

ꢀ

• User conﬁgureable as 2 x 16M x 32

Weight: WEDPN16M64VR-XB2X - 2.5 grams

typical

The SDRAM provides for programmable READ or WRITE

burst lengths of 1, 2, 4 or 8 locations, or the full page, with

a burst terminate option.AnAUTO PRECHARGE function

may be enabled to provide a self-timed row precharge that

is initiated at the end of the burst sequence.

BENEFITS

ꢀ

51% SPACE SAVINGS

17% I/O Reduction

Reduced part count

Reduced trace lengths for lower parasitic

capacitance

Glue-less connection to memory controller/PCI

Bridge

The 1Gb SDRAM uses an internal pipelined architecture

to achieve high-speed operation. This architecture is

compatible with the 2n rule of prefetch architectures, but

it also allows the column address to be changed on every

clock cycle to achieve a high-speed, fully random access.

Precharging one bank while accessing one of the other

three banks will hide the precharge cycles and provide

seamless, high-speed, random-access operation.

ꢀ

Suitable for hi-reliability applications

The 1Gb SDRAM is designed to operate in 3.3V, low-power

memory systems.An auto refresh mode is provided, along

with a power-saving, power-down mode.

* This product is subject to change without notice.

All inputs and outputs are LVTTLcompatible. SDRAMs offer

substantial advances in DRAM operating performance,

including the ability to synchronously burst data at a high

data rate with automatic column-address generation,

the ability to interleave between internal banks in order

to hide precharge time and the capability to randomly

change column addresses on each clock cycle during a

burst access.

January 2005

Rev. 0

White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com

12 3 4 5 6 7...15

中文翻译

下载PDF

与WEDPN16M64VR-133B2M相关器件

型号	品牌	获取价格	描述	数据表
WEDPN16M64VR-133BC	MICROSEMI	获取价格	Synchronous DRAM Module, 16MX64, 5.4ns, CMOS, PBGA219, 32 X 25 MM, PLASTIC, BGA-219
WEDPN16M64VR-133BI	MICROSEMI	获取价格	Synchronous DRAM Module, 16MX64, 5.4ns, CMOS, PBGA219, 32 X 25 MM, PLASTIC, BGA-219
WEDPN16M64VR-66BC	WEDC	获取价格	Synchronous DRAM Module, 16MX64, 7.5ns, CMOS, PBGA219, 32 X 25 MM, PLASTIC, BGA-219
WEDPN16M64VR-66BC	MICROSEMI	获取价格	Synchronous DRAM Module, 16MX64, 7.5ns, CMOS, PBGA219, 32 X 25 MM, PLASTIC, BGA-219
WEDPN16M64VR-66BI	MICROSEMI	获取价格	Synchronous DRAM Module, 16MX64, 7.5ns, CMOS, PBGA219, 32 X 25 MM, PLASTIC, BGA-219
WEDPN16M64VR-66BM	WEDC	获取价格	Synchronous DRAM Module, 16MX64, 7.5ns, CMOS, PBGA219, 32 X 25 MM, PLASTIC, BGA-219
WEDPN16M64VR-XB2X	WEDC	获取价格	16Mx64 REGISTERED SYNCHRONOUS DRAM
WEDPN16M64VR-XBX	ETC	获取价格	Registered SDRAM MCP
WEDPN16M64V-XB2X	WEDC	获取价格	16Mx64 Synchronous DRAM
WEDPN16M64V-XBX	ETC	获取价格	SDRAM MCP

与WEDPN16M64VR-133B2M相关文章

LTM4644/LTM4644-1：创新的四输出同步降压微模块调节器
2024-07-02

2
2N3500：一款多用途NPN硅晶体管的全面解析
2024-07-02

2
最详细资料解析：BA5917AFP参数说明、引脚说明
2024-07-02

4
MAX232IDR数据手册：产品特性、电气参数、替代型号推荐
2024-07-02

2

产品中心

服务支持

精选活动

关于我们

帮助中心

WEDPN16M64VR-133B2M

WEDPN16M64VR-133B2M 数据手册

与WEDPN16M64VR-133B2M相关器件

与WEDPN16M64VR-133B2M相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

WEDPN16M64VR-133B2M

WEDPN16M64VR-133B2M 数据手册

与WEDPN16M64VR-133B2M相关器件

与WEDPN16M64VR-133B2M相关文章

您还可以找

您在本页遇到什么问题？