W124
Overview
The W124 a motherboard clock synthesizer, can provide
either a 2.5V or 3.3V CPU clock swing making it suitable for a
variety of CPU options. A fixed 48MHz clock is provided for
other system functions. The device W124 supports spread
spectrum clocking for reduced EMI.
clock load to either a logic high or low state. At the end of the
2ms period, the established logic "0" or "1" condition of the l/
O pin is then latched. Next the output buffer is enabled which
converts the l/O pin into an operating clock output. The 2ms
timer is started when VDD reaches 2.0V. The input bit can
only be re-set by turning VDD off and then back on again.
Functional Description
It should be noted that the strapping resistor has no signifi-
cant effect on clock output signal integrity. The drive imped-
ance of clock output is 25 ohms (nominal) which is minimally
affected by the 10 kohm strap to ground or VDD. As with the
series termination resistor, the output strapping resistor
should be placed as close to the l/O pin as possible in order
to keep the interconnecting trace short. The trace from the
resistor to ground or VDD should be kept less than two
inches in length to prevent system noise coupling during
input logic sampling.
I/O Pin Operation
Pin 27 is a dual purpose l/O pin. Upon power up this pin acts
as a logic input, allowing the determination of assigned
device functions. A short time after power up, the logic state
of the pin is latched and the pin becomes a clock output. This
feature reduces device pin count by combining clock outputs
with input select pins.
An external 10 kohm "strapping" resistor is connected
between the l/O pin and ground or VDD. Connection to
ground sets a latch to "0", connection to VDD sets a latch to
"1’. Figure 3 and Figure 4 show two suggested methods for
strapping resistor connections.
When the clock output is enabled following the 2ms input
period, a 14.318MHz output frequency is delivered on the
pin, assuming that VDD has stabilized. If VDD has not yet
reached full value, output frequency initially may be below
target but will increase to target once VDD voltage has stabi-
lized. In either case, a short output clock cycle may be pro-
duced from the CPU clock outputs when the outputs are
enabled.
Upon W124 power up, the first 2ms of operation is used for
input logic selection. During this period, the Reference clock
output buffer is tristated, allowing the output strapping resis-
tor on the l/O pin to pull the pin and its associated capacitive
Figure 3 Input Logic Selection Through Resistor Load Option
VDD
OutputStrappingResistor
Series Termination Resistor
10kW
(LoadOption1)
Clock Load
W124
Output
Buffer
Power-on
Reset
Timer
Hold
Output
Low
OutputTristate
10kW
(LoadOption0)
Q
D
Data
Latch
Figure 4 Input Logic Selection Through Jumper Option
Jumper Options
OutputStrappingResistor
Series Termination Resistor
VDD
10k W
W124
Clock Load
R
Output
Buffer
Power-on
Reset
Timer
ResistorValueR
Hold
Output
Low
OutputTristate
Q
D
Data
Latch
100MHz Spread Spectrum Motherboard Frequency Generator
Revision 1.0
Page 3