VSC9180
Data Sheet
Features Summary
Parallel to Serial Transmit Features
• Receives 16- or 4-bit parallel LVDS inputs operating at 155MHz or 622MHz, respectively, into an internal
FIFO using source synchronous timing
• 16-bit 155MHz bus or 4-bit 622MHz bus is bit multiplexed to serial 2.5GHz output
• Retimes four serial STS-12/STM-4 inputs and deskews up to +/- 3 bytes of skew using the A1/A2 bound-
aries
• Byte interleaves four serial STS-12/STM-4 inputs to create an STS-48 like signal
• Supports bit multiplexing at 2.488GHz, and 2.65GHz
Serial to Parallel Receive Features
• Dual 2.5Gb/s frequency synchronous serial CML inputs with onboard clock and data recovery
• On-board frame alignment of received signals and large internal FIFO for tolerance of up to +/- 75ns of
serial backplane skew
• Realignment of incoming signals allows hitless selection of incoming channel for maintenance purposes,
and prevents downstream devices from having to reframe in a failure condition
• Supports bit de-multiplexing at 2.488GHz and 2.65GHz
• Hardware based switch over within receipt of two or four errored frame boundaries
• Loss of lock, loss of alignment, and loss of frame alarm indication
• Receive BER monitoring with selectable error thresholds
• Received frame pointer output for SYNC distribution
• Returns 16 or 4 bit parallel LVDS bit demultiplexed outputs operating at 155MHz or 622MHz with recov-
ered bus clock
• Returns four serial STS-12/STM-4 outputs to same signal pins as received by multiplexer for transparent
STS-12/STM-4 backplane transport
Other Features
• 4-bit or 16-bit parallel bus loopback with output bus clock
• Parallel loopback also allows quad STS-12/STM-4 retime, realign, and loopback output
• Serial loopback with hitless input selection and realignment
• Onboard discrete CMU and CRU to accommodate non-synchronous TX/RX applications
2 of 28
G52346, Revision 4.6
September 2, 2003