Datasheet > VSC8223XRV

VSC8223XRV

更新时间： 2024-02-22 23:25:34

品牌	Logo	应用领域
美高森美 - MICROSEMI		ATM 异步传输模式电信电信集成电路
页数	文件大小	规格书
26页	489K
描述
ATM/SONET/SDH Clock Recovery Circuit, CMOS, PQFP48,

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

VSC8223XRV 技术参数

是否Rohs认证：	符合	生命周期：	Transferred
包装说明：	QFP, QFP48,.35SQ,20	Reach Compliance Code：	unknown
风险等级：	5.82	JESD-30 代码：	S-PQFP-G48
端子数量：	48	最高工作温度：	85 °C
最低工作温度：	-20 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	QFP	封装等效代码：	QFP48,.35SQ,20
封装形状：	SQUARE	封装形式：	FLATPACK
电源：	2.5 V	认证状态：	Not Qualified
子类别：	ATM/SONET/SDH ICs	最大压摆率：	217 mA
标称供电电压：	2.5 V	表面贴装：	YES
技术：	CMOS	电信集成电路类型：	ATM/SONET/SDH CLOCK RECOVERY CIRCUIT
温度等级：	OTHER	端子形式：	GULL WING
端子节距：	0.5 mm	端子位置：	QUAD
Base Number Matches：	1

VSC8223XRV 数据手册

VSC8223

Datasheet

REVISION HISTORY

This section describes the changes that were implemented in this document. The changes are listed by revision,

starting with the most current publication.

Revision 4.0

Revision 4.0 of this datasheet was published in July 2007. The following is a summary of the changes implemented in

the datasheet:

● The device is now available in a lead(Pb)-free package.

● ESD and moisture sensitivity specifications were added. For more information,

see “Stress Ratings,” page 19 and “Moisture Sensitivity,” page 25.

● The thermal specifications were updated. For more information, see “Thermal Specifications,” page 25.

● The system-level block diagram was updated to reference new products. The LVPECL input terminations diagram

was also updated. For more information, see “System-Level Block Diagram,” page 2 and “LVPECL Input

Terminations,” page 7.

● For the supported upper and lower data ranges, the lower data range for HIGH (1) was changed from 150 Mbps to

155 Mbps and the lower data range for LOW (0) was changed from 600 Mbps to 622 Mbps.

● The recommended REFCLK input frequencies for STS-12/-3 FEC were updated. For more information,

see Table 6, page 10.

● The conditions for the jitter tolerance and jitter transfer bandwidth parameters were updated to include

LBW [1:0] = 0, 0.

● The maximum values for the CRU lock time (synchronous and asynchronous switch) parameters were changed to

typical values.

● The operating temperature parameter was clarified as ambient to case and the minimum value was changed from

–40 °C to –20 °C.

● The minimum values for the power supply current parameters were updated and the power supply requirements

table (formerly table 17) was integrated with the recommended operating conditions. For more information, see

“Recommended Operating Conditions,” page 19.

● In the electrical specifications section, the voltage input swing (single-ended drive), input high voltage, REFCLK

input duty cycle, input HIGH current, input LOW current, and case temperature parameters were removed.

● Errata information was also removed.

Revision 2.0

Revision 2.0 of this datasheet was published in October 2002. This was the first publication of the document.

3 of 26

G52417 Revision 4.0

July 2007

1 234 5 6 7...26

中文翻译

下载PDF

与VSC8223XRV相关器件

型号	品牌	描述	获取价格	数据表
VSC8224	VITESSE	Quad Port 10/100/1000BASE-T and 1000BASE-X PHY with RGMII and RTBI MAC Interfaces	获取价格
VSC8224HG	MICROSEMI	Ethernet Transceiver, CMOS, PBGA260, 19 X 19 MM, 1 MM PITCH, PLASTIC, HSBGA-260	获取价格
VSC8224HG	VITESSE	Ethernet Transceiver, CMOS, PBGA260, 19 X 19 MM, PLASTIC, HSBGA-260	获取价格
VSC8224XHG	VITESSE	Ethernet Transceiver, CMOS, PBGA260, 19 X 19 MM, LEAD FREE, PLASTIC, HSBGA-260	获取价格
VSC8228	VITESSE	Dual Channel Multirate Signal Conditioner and Retimer	获取价格
VSC8233	VITESSE	Telecom IC	获取价格

与VSC8223XRV相关文章

深入解析CS8416引脚说明、参数、技术特点
2024-06-03

1
TPA3116D2功放芯片参数详解、引脚说明
2024-06-03

5
移位寄存器74HC165引脚说明、驱动程序示例解读
2024-06-03

5
深入解析AD9833：DDS频率合成器的卓越性能与广泛应用
2024-06-03

2

产品中心

服务支持

精选活动

关于我们

帮助中心

VSC8223XRV

VSC8223XRV 技术参数

VSC8223XRV 数据手册

与VSC8223XRV相关器件

与VSC8223XRV相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

VSC8223XRV

VSC8223XRV 技术参数

VSC8223XRV 数据手册

与VSC8223XRV相关器件

与VSC8223XRV相关文章

您还可以找

您在本页遇到什么问题？