UPSD3212A
UPSD3212C, UPSD3212CV
Flash programmable system devices
with 8032 MCU and USB and programmable logic
Features
■ Fast 8-bit 8032 MCU
– 40 MHz at 5.0 V, 24 MHz at 3.3 V
– Core, 12-clocks per instruction
LQFP52 (T)
52-lead, thin,
quad flat package
■ Dual Flash memories with memory
LQFP80 (U)
80-lead, thin, quad
management
flat package
– Place either memory into 8032 program
address space or data address space
■ Communication interfaces
– Read-while-write operation for in-
application programming and EEPROM
emulation
– USB v1.1, low-speed 1.5 Mbps,
3 endpoints
– I C master/slave bus controller
– Two UARTs with independent baud rate
– Six I/O ports with up to 46 I/O pins
– 8032 address/data bus available on
TQFP80 package
2
– Single voltage program and erase
– 100 K minimum erase cycles, 15-year
retention
■ Clock, reset, and supply management
– Normal, idle, and power down modes
– Power-on and low voltage reset supervisor
– Programmable watchdog timer
– 5 PWM outputs, 8-bit resolution
■ JTAG in-system programming
– Program the entire device in as little as
10 seconds
■ Programmable logic, general-purpose
– 16 macrocells
■ Single supply voltage
– 4.5 to 5.5 V
– Implements state machines, glue-logic, etc.
■ Timers and interrupts
– 3.0 to 3.6 V
– Three 8032 standard 16-bit timers
– 10 Interrupt sources with two external
interrupt pins
■ ECOPACK® packages
■ A/D converter
– Four channels, 8-bit resolution, 10 µs
Table 1.
Device summary
Max.clock 1st
2nd
8032
bus
Order code
SRAM GPIO USB
VCC (V)
Pkg.
Temp.
(MHz)
Flash Flash
UPSD3212C-40T6
UPSD3212CV-24T6
UPSD3212C-40U6
UPSD3212CV-24U6
UPSD3212A-40T6
UPSD3212A-40U6
40
24
40
24
40
40
64 KB 16 KB 2 KB
64 KB 16 KB 2 KB
64 KB 16 KB 2 KB
64 KB 16 KB 2 KB
64 KB 16 KB 2 KB
64 KB 16 KB 2 KB
37
37
46
46
37
46
No
No
No 4.5-5.5 TQFP52 –40°C to 85°C
No 3.0-3.6 TQFP52 –40°C to 85°C
Yes 4.5-5.5 TQFP80 –40°C to 85°C
Yes 3.0-3.6 TQFP80 –40°C to 85°C
No 4.5-5.5 TQFP52 –40°C to 85°C
Yes 4.5-5.5 TQFP80 –40°C to 85°C
No
No
Yes
Yes
January 2009
Rev 6
1/181
www.st.com
1