Datasheet > 电信电路 > ATM/SONET/SDH 集成电路> UPD98401AGD-MML-A

UPD98401AGD-MML-A

更新时间： 2024-02-29 10:05:11

品牌	Logo	应用领域
日电电子 - NEC		异步传输模式 ATM
页数	文件大小	规格书
36页	213K
描述
ATM Segmentation and Reassembly Device, 1-Func, CMOS, PQFP208, 28 X 28 MM, FINE PITCH, PLASTIC, QFP-208

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

UPD98401AGD-MML-A 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
Reach Compliance Code：	unknown	风险等级：	5.92
Base Number Matches：	1

UPD98401AGD-MML-A 数据手册

浏览型号UPD98401AGD-MML-A的Datasheet PDF文件第2页

浏览型号UPD98401AGD-MML-A的Datasheet PDF文件第3页

浏览型号UPD98401AGD-MML-A的Datasheet PDF文件第4页

浏览型号UPD98401AGD-MML-A的Datasheet PDF文件第5页

浏览型号UPD98401AGD-MML-A的Datasheet PDF文件第6页

DATA SHEET

MOS INTEGRATED CIRCUIT

PD98401A

ATM SAR CHIP

DESCRIPTION

The µPD98401A (NEASCOT-S15^TM) is a high-performance SAR chip that segments and reassembles ATM cells.

This chip can interface with an ATM network when it is included in a workstation, computer, front-end processor,

network hub, or router. The µPD98401A conforms to the ATM Forum Recommendation, and provides the functions

of the AAL-5 SAR sublayer and ATM layer.

The µPD98401A is compatible with its predecessor, µPD98401, in terms of hardware and software.

Functions are explained in detail in the following User’s Manual. Be sure to read this manual when designing your

system.

µPD98401A User’s Manual: S12054E

FEATURES

• Conforms to ATM Forum

• AAL-5 SAR sublayer and ATM layer functions

• Hardware support of AAL-5 processing

• Processing of non-AAL-5 traffic (AAL-3/4 cell, OAM cell, RM cell) by software with raw cell processing function

• Hardware support of comparison/generation of CRC-10 for non-AAL-5 traffic

• Supports up to 32K virtual channels (VC)

• Provided with 16 traffic shapers that carry out transmission scheduling (control of average rate/peak rate) so as to

set different transmission rate for each VC

• Interface and commands for controlling PHY device

• Employs “UTOPIA interface” as cell data interface with PHY device

- Octet-level handshake

- Cell-level handshake

• 32-bit general-purpose bus interface

• High-speed DMAC (supports 1-, 2-, 4-, 8-, 12-, and 16-word burst)

• JTAG boundary scan test function (IEEE1149.1)

• CMOS technology

• +5 V single power source

Remark

In this document, an active low pin is indicated by ×××_B (_B after a pin name).

The information in this document is subject to change without notice.

Document No. S12100EJ3V0DS00 (3rd edition)

Date Published February 1999 N CP(K)

Printed in Japan

The mark

shows major revised points.

1997

12 3 4 5 6 7...36

下载PDF

与UPD98401AGD-MML-A相关器件

型号	品牌	描述	获取价格	数据表
UPD98401GD-MML	ETC	ATM/SONET Segmentation and Reassembly Circuit	获取价格
UPD98402	ETC	Telecomm/Datacomm	获取价格
UPD98402A	NEC	LOCAL ATM SONET FRAMER	获取价格
UPD98402AGM	NEC	LOCAL ATM SONET FRAMER	获取价格
UPD98402AGM-KED	NEC	LOCAL ATM SONET FRAMER	获取价格
UPD98402AGM-KED160	ETC	Telecommunication IC	获取价格