5秒后页面跳转
UPD46185084BF1-E40Y-EQ1-A PDF预览

UPD46185084BF1-E40Y-EQ1-A

更新时间: 2024-09-25 19:25:47
品牌 Logo 应用领域
瑞萨 - RENESAS 静态存储器内存集成电路
页数 文件大小 规格书
39页 591K
描述
QDR SRAM

UPD46185084BF1-E40Y-EQ1-A 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:BGA-165Reach Compliance Code:compliant
风险等级:5.84最长访问时间:0.45 ns
JESD-30 代码:R-PBGA-B165长度:15 mm
内存密度:16777216 bit内存集成电路类型:QDR SRAM
内存宽度:8功能数量:1
端子数量:165字数:2097152 words
字数代码:2000000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:2MX8封装主体材料:PLASTIC/EPOXY
封装代码:LBGA封装形状:RECTANGULAR
封装形式:GRID ARRAY, LOW PROFILE并行/串行:PARALLEL
座面最大高度:1.46 mm最大供电电压 (Vsup):1.9 V
最小供电电压 (Vsup):1.7 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
宽度:13 mmBase Number Matches:1

UPD46185084BF1-E40Y-EQ1-A 数据手册

 浏览型号UPD46185084BF1-E40Y-EQ1-A的Datasheet PDF文件第2页浏览型号UPD46185084BF1-E40Y-EQ1-A的Datasheet PDF文件第3页浏览型号UPD46185084BF1-E40Y-EQ1-A的Datasheet PDF文件第4页浏览型号UPD46185084BF1-E40Y-EQ1-A的Datasheet PDF文件第5页浏览型号UPD46185084BF1-E40Y-EQ1-A的Datasheet PDF文件第6页浏览型号UPD46185084BF1-E40Y-EQ1-A的Datasheet PDF文件第7页 
Datasheet  
μPD46185084B  
μPD46185094B  
μPD46185184B  
μPD46185364B  
R10DS0113EJ0200  
Rev.2.00  
18M-BIT QDRTM II SRAM  
4-WORD BURST OPERATION  
Nov 09, 2012  
Description  
The μPD46185084B is a 2,097,152-word by 8-bit, the μPD46185094B is a 2,097,152-word by 9-bit, the  
μPD46185184B is a 1,048,576-word by 18-bit and the μPD46185364B is a 524,288-word by 36-bit synchronous  
quad data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory  
cell.  
The μPD46185084B, μPD46185094B, μPD46185184B and μPD46185364B integrate unique synchronous  
peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (K and K#) are  
latched on the positive edge of K and K#. These products are suitable for application which require  
synchronous operation, high speed, low voltage, high density and wide bit configuration.  
These products are packaged in 165-pin PLASTIC BGA.  
Features  
1.8 ± 0.1 V power supply  
165-pin PLASTIC BGA (13 x 15)  
HSTL interface  
PLL circuitry for wide output data valid window and future frequency scaling  
Separate independent read and write data ports with concurrent transactions  
100% bus utilization DDR READ and WRITE operation  
Four-tick burst for reduced address frequency  
Two input clocks (K and K#) for precise DDR timing at clock rising edges only  
Two output clocks (C and C#) for precise flight time  
and clock skew matching-clock and data delivered together to receiving device  
Internally self-timed write control  
Clock-stop capability. Normal operation is restored in 20 μs after clock is resumed.  
User programmable impedance output (35 to 70 Ω)  
Fast clock cycle time : 3.3 ns (300 MHz), 4.0 ns (250 MHz)  
Simple control logic for easy depth expansion  
JTAG 1149.1 compatible test access port  
R10DS0113EJ0200 Rev.2.00  
Nov 09, 2012  
Page 1 of 38  

与UPD46185084BF1-E40Y-EQ1-A相关器件

型号 品牌 获取价格 描述 数据表
UPD46185092BF1-E33-EQ1-A RENESAS

获取价格

QDR SRAM
UPD46185092BF1-E33Y-EQ1-A RENESAS

获取价格

QDR SRAM
UPD46185092BF1-E40Y-EQ1-A RENESAS

获取价格

QDR SRAM
UPD46185094BF1-E33-EQ1-A RENESAS

获取价格

QDRII/DDRII/ QDRII+/DDRII+ SRAM, LBGA, /Tray
UPD46185094BF1-E33Y-EQ1-A RENESAS

获取价格

QDR SRAM
UPD46185094BF1-E40Y-EQ1 RENESAS

获取价格

QDR SRAM
UPD46185094BF1-E40Y-EQ1-A RENESAS

获取价格

QDR SRAM
UPD46185182BF1-E33-EQ1 RENESAS

获取价格

QDRII/DDRII/ QDRII+/DDRII+ SRAM, LBGA, /Tray
UPD46185182BF1-E33-EQ1-A RENESAS

获取价格

QDRII/DDRII/ QDRII+/DDRII+ SRAM, LBGA, /Tray
UPD46185182BF1-E33Y-EQ1-A RENESAS

获取价格

QDR SRAM