Datasheet > UPD4482363

UPD4482363

更新时间： 2022-12-14 01:05:42

品牌	Logo	应用领域
日电电子 - NEC		静态存储器
页数	文件大小	规格书
28页	298K
描述
8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

UPD4482363 数据手册

DATA SHEET

MOS INTEGRATED CIRCUIT

PD4482163, 4482183, 4482323, 4482363

8M-BIT CMOS SYNCHRONOUS FAST SRAM

PIPELINED OPERATION

DOUBLE CYCLE DESELECT

Description

The µPD4482163 is a 524,288-word by 16-bit, the µPD4482183 is a 524,288-word by 18-bit, µPD4482323 is a 262,144-

word by 32-bit and the µPD4482363 is a 262,144-word by 36-bit synchronous static RAM fabricated with advanced CMOS

technology using Full-CMOS six-transistor memory cell.

The µPD4482163, µPD4482183, µPD4482323 and µPD4482363 integrates unique synchronous peripheral circuitry, 2-

bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single

clock input (CLK).

The µPD4482163, µPD4482183, µPD4482323 and µPD4482363 are suitable for applications which require synchronous

operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”). In

the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.

The µPD4482163, µPD4482183, µPD4482323 and µPD4482363 are packaged in 100-pin PLASTIC LQFP with a 1.4

mm package thickness for high density and low capacitive loading.

Features

• Single 3.3 V power supply

• Synchronous operation

• Operating temperature : T_A= 0 to 70 °C (-A44, -A50, -A60)

T_A= −40 to +85 °C (-A44Y, -A50Y, -A60Y)

• Internally self-timed write control

• Burst read / write : Interleaved burst and linear burst sequence

• Fully registered inputs and outputs for pipelined operation

• Double-Cycle deselect timing

• All registers triggered off positive clock edge

• 3.3 V LVTTL Compatible : All inputs and outputs

• Fast clock access time : 2.8 ns (225 MHz), 3.1 ns (200 MHz), 3.5 ns (167 MHz)

• Asynchronous output enable : /G

• Burst sequence selectable : MODE

• Sleep mode : ZZ (ZZ = Open or Low : Normal operation)

• Separate byte write enable : /BW1 to /BW4, /BWE (µPD4482323, µPD4482363)

/BW1, /BW2, /BWE (µPD4482163, µPD4482183)

Global write enable : /GW

• Three chip enables for easy depth expansion

• Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics

sales representative for availability and additional information.

Document No. M14904EJ3V0DS00 (3rd edition)

Date Published December 2002 NS CP(K)

Printed in Japan

The mark shows major revised points.

The mark # shows major revised points.

2000

12 3 4 5 6 7...28

下载PDF

与UPD4482363相关器件

型号	品牌	描述	获取价格	数据表
UPD4482363GF-A44	NEC	8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT	获取价格
UPD4482363GF-A44-A	NEC	Cache SRAM, 256KX36, 2.8ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, LQFP-100	获取价格
UPD4482363GF-A44Y	NEC	8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT	获取价格
UPD4482363GF-A44Y	RENESAS	Cache SRAM, 256KX36, 2.8ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, LQFP-100	获取价格
UPD4482363GF-A44Y-A	RENESAS	IC,SYNC SRAM,256KX36,CMOS,QFP,100PIN,PLASTIC	获取价格
UPD4482363GF-A50	NEC	8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT	获取价格

与UPD4482363相关文章

SS8550数据手册：应用场景、主要参数分析、特性分析
2024-05-28

1
UC3845全面解析：资料手册参数、引脚详解、维修技巧与替代型号推荐
2024-05-28

3
MAX3485芯片手册参数分析及替代型号推荐
2024-05-28

6
ADXL345传感器工作原理、参数分析、引脚说明
2024-05-27

26

产品中心

服务支持

精选活动

关于我们

帮助中心

UPD4482363

UPD4482363 数据手册

与UPD4482363相关器件

与UPD4482363相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

UPD4482363

UPD4482363 数据手册

与UPD4482363相关器件

与UPD4482363相关文章

您还可以找

您在本页遇到什么问题？