5秒后页面跳转
UC563DPG4 PDF预览

UC563DPG4

更新时间: 2024-11-20 06:39:15
品牌 Logo 应用领域
德州仪器 - TI 光电二极管接口集成电路
页数 文件大小 规格书
4页 70K
描述
IC SPECIALTY INTERFACE CIRCUIT, PDSO8, POWER, SOIC-8, Interface IC:Other

UC563DPG4 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:8
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.84其他特性:CURRENT LIMIT AND THERMAL SHUTDOWN PROTECTION
接口集成电路类型:INTERFACE CIRCUITJESD-30 代码:R-PDSO-G8
JESD-609代码:e4长度:4.9 mm
湿度敏感等级:2功能数量:1
端子数量:8最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:1.75 mm
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
温度等级:COMMERCIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:3.9 mm

UC563DPG4 数据手册

 浏览型号UC563DPG4的Datasheet PDF文件第2页浏览型号UC563DPG4的Datasheet PDF文件第3页浏览型号UC563DPG4的Datasheet PDF文件第4页 
U C5 63  
G E NE RATO R  
ą
3
2
Ć
L
I
N
E
V
M
E
B
U
S
B
I
A
S
SLUS169A - APRIL 1999 - REVISED NOVEMBER 2000  
DP PACKAGE  
(TOP VIEW)  
D
Complies With VME64 Standard  
D
D
2.94-V Regulated Output Voltage With 1%  
Tolerance at 25°C  
OUT  
HS/GND  
HS/GND  
N/C  
VCC  
1
2
3
4
8
7
6
5
Provides Bias for up to 32 Lines of Active  
Termination for VME busses  
HS/GND  
HS/GND  
N/C  
D
–575-mA Sourcing Current for Termination  
D
+475-mA Sinking Current for Active  
Negation Drivers  
D
D
Current Limit and Thermal Shutdown  
Protection  
Low Thermal Resistance Surface-Mount  
Packages  
description  
The VME bus bias generator provides current for up to 32 lines of active termination for a VME64 parallel bus.  
The VME standards require termination at both ends of the bus. The voltage regulator and internal logic circuits  
of these parts provide all the functionality and performance necessary to bias termination resistors for the VME  
bus. The VME bus bias generator sink current maintains regulation with all active negation drivers negated.  
Internal circuit trimming is used to trim the output voltage to a 1% tolerance. The UC563 regulator source/sink  
will provide better VME bus performance and work with active negation drivers. The regulator with resistor  
provides the bus with higher pullup current than passive termination. Other features include thermal shutdown  
and current limit for short circuit conditions. This device is available in low thermal resistance versions of the  
industry standard 8-pin power SOIC.  
block diagram  
VCC  
8
1
OUT  
°
170 C  
T
J
+
2.94 V REFERENCE  
2
3
6
7
HEAT SINK  
UDG-99094  
GROUND PINS  
NOTE: Indicated pinout is for the 8-pin power SOIC package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2000, Texas Instruments Incorporated  
P
R
o
O
d
D
U
t
C
s
T
I
O
c
N
o
D
A
T
A
t
i
n
s
f
p
o
e
r
m
a
i
t
c
i
a
o
t
n
i
s
s
c
u
r
r
t
e
h
n
e
t
a
s
m
o
f
o
p
T
u
e
b
x
l
i
a
c
s
a
t
i
o
n
d ate.  
Ins tr u men ts  
P
r
u
c
n
f
o
r
m
o
c
i
f
i
o
n
p
e
r
t
e
r
s
f
s
t
a
n
d
a
r
d
w
a
r
r
a
n
t
y
.
P
r
o
d
u
c
t
i
o
n
p
r
o
c
e
s
s
i
n
g
d
o
e
s
n
o
t
n
e
c
e
s
s
a
r
i
l
y
i
n
c
l
u
d
e
t
e
s
t
i
n
g
o
f
a
l
l
p
a
r
a
m
e
t
e
r
s
.
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与UC563DPG4相关器件

型号 品牌 获取价格 描述 数据表
UC563DPTR TI

获取价格

SPECIALTY INTERFACE CIRCUIT, PDSO8, POWER, SOIC-8
UC563T TI

获取价格

SPECIALTY INTERFACE CIRCUIT, PSFM3, TO-220, 3 PIN
UC563TD TI

获取价格

SPECIALTY INTERFACE CIRCUIT, PSSO2, POWER, PLASTIC, TO-263, SMT-3
UC5661J ETC

获取价格

COAXIAL IMPEDANCE MONITOR|DIP|8PIN|CERAMIC
UC5661N ETC

获取价格

COAXIAL IMPEDANCE MONITOR|DIP|8PIN|PLASTIC
UC5842A TI

获取价格

Current Mode PWM Controller
UC5843A TI

获取价格

Current Mode PWM Controller
UC5844A TI

获取价格

Current Mode PWM Controller
UC5845A TI

获取价格

Current Mode PWM Controller
UC588 ETC

获取价格

TRANSISTOR | JFET | N-CHANNEL | 15MA I(DSS) | TO-106