5秒后页面跳转
TPS62000SHKK PDF预览

TPS62000SHKK

更新时间: 2024-02-14 23:24:10
品牌 Logo 应用领域
德州仪器 - TI 转换器功效DC-DC转换器
页数 文件大小 规格书
22页 534K
描述
HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER

TPS62000SHKK 数据手册

 浏览型号TPS62000SHKK的Datasheet PDF文件第1页浏览型号TPS62000SHKK的Datasheet PDF文件第2页浏览型号TPS62000SHKK的Datasheet PDF文件第4页浏览型号TPS62000SHKK的Datasheet PDF文件第5页浏览型号TPS62000SHKK的Datasheet PDF文件第6页浏览型号TPS62000SHKK的Datasheet PDF文件第7页 
TPS62000-HT  
www.ti.com .......................................................................................................................................................... SLVS917AMARCH 2009REVISED JUNE 2009  
FUNCTIONAL BLOCK DIAGRAM  
FC (See Note B)  
V
IN  
Undervoltage  
Lockout  
10  
Bias Supply  
EN  
Current  
Sense  
P-Channel  
Slope Compensation  
PFM/PWM  
Power Good  
Power MOSFET  
+
_
Mode Select  
PFM/PWM  
Comparator  
_
Error Amplifier  
_
R1  
PFM/PWM  
Control Logic  
Current Limit  
Logic  
Driver  
FB  
(See  
L
Shoot-Through  
Logic  
+
+
Note A)  
Soft  
Compensation  
Start  
R2  
R1 + R2 1 MΩ  
N-Channel  
Power MOSFET  
EN  
Current Sense  
Sync  
+
+
_
Load Comparator  
V
ref  
= 0.45 V  
+
Offset  
Oscillator  
+
_
PGND  
Antiringing  
FB  
GND  
SYNC  
A. The adjustable output voltage version does not use the internal feedback resistor divider. The FB pin is directly  
connected to the error amplifier.  
B. Do not connect the FC pin to an external power source  
PIN FUNCTIONS  
PIN  
I/O  
DESCRIPTION  
NAME  
Enable. A logic high enables the converter, logic low forces the device into shutdown mode reducing the supply current  
to less than 1 µA.  
EN  
FB  
FC  
I
I
An external resistive divider is connected to FB. The internal voltage divider is disabled.  
Supply bypass pin. A 0.1 µF coupling capacitor should be connected as close as possible to this pin for good high  
frequency input voltage supply filtering.  
GND  
L
Ground.  
I/O  
Connect the inductor to this pin. L is the switch pin connected to the drain of the internal power MOSFETS.  
Power ground. Connect all power grounds to PGND.  
PGND  
Input for synchronization to external clock signal. Synchronizes the converter switching frequency to an external clock  
signal with CMOS level:  
SYNC = HIGH: Low-noise mode enabled, fixed frequency PWM operation is forced.  
SYNC  
VIN  
I
I
SYNC = LOW (GND): Power save mode enabled, PFM/PWM mode enabled.  
Supply voltage input.  
Copyright © 2009, Texas Instruments Incorporated  
Submit Documentation Feedback  
3
Product Folder Link(s): TPS62000-HT  

与TPS62000SHKK相关器件

型号 品牌 描述 获取价格 数据表
TPS62000SKGD1 TI HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER

获取价格

TPS62000YEG TI HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER

获取价格

TPS62000YEGR TI HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER

获取价格

TPS62000YEGT TI HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER

获取价格

TPS62000YZG TI 1.6A SWITCHING REGULATOR, 1000kHz SWITCHING FREQ-MAX, BGA12, DSBGA-12

获取价格

TPS62001 TI HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER

获取价格