ꢀ ꢁ ꢂ ꢃ ꢄꢅ ꢆ ꢇꢈ ꢈꢉ ꢀ ꢁ ꢂꢃ ꢄ ꢅ ꢃ ꢇꢈ ꢈ ꢉ ꢀꢁ ꢂ ꢃ ꢄ ꢅ ꢊ ꢇꢈ ꢈꢉ ꢀ ꢁꢂꢃ ꢄ ꢅ ꢋ ꢇꢈ ꢈ ꢉ ꢀ ꢁꢂꢃ ꢄ ꢅ ꢄ ꢇꢈ ꢈ
ꢁ ꢌꢍꢎ ꢏꢂꢂ ꢍꢌ ꢂ ꢐꢁ ꢏꢌꢑ ꢒ ꢂꢍ ꢌꢓ ꢎꢒ ꢌ ꢎꢐꢒ ꢀ ꢂ
ꢔ
SLVS165E – APRIL 1998 – REVISED DECEMBER 2002
description (continued)
The TPS3820/3/5/8 devices incorporate a manual reset input, MR. A low level at MR causes RESET to become
active. The TPS3824/5 devices include a high-level output RESET. TPS3820/3/4/8 have a watchdog timer that
is periodically triggered by a positive or negative transition at WDI. When the supervising system fails to retrigger
the watchdog circuit within the time-out interval, t , RESET becomes active for the time period t . This event
tout
d
also reinitializes the watchdog timer. Leaving WDI unconnected disables the watchdog.
In applications where the input to the WDI pin may be active (transitioning high and low) when the
TPS3820/3/4/8 is asserting RESET, the TPS3820/3/4/8 does not return to a non-reset state when the input
voltage is above Vt. If the application requires that input to WDI is active when RESET is asserted, WDI must
be decoupled from the active signal. This can be accomplished by using an N-channel FET in series with the
WDI pin, with the gate of the FET connected to the RESET output as shown in Figure 1.
TPS3824
WDI
WDI External
RESET
Figure 1
The product spectrum is designed for supply voltages of 2.5 V, 3 V, 3.3 V, and 5 V. The circuits are available
in a 5-pin SOT23-5 package. The TPS382x devices are characterized for operation over a temperature range
of -40°C to 85°C.
PACKAGE INFORMATION
§
DEVICE NAME
TPS3820-33DBVT
TPS3820-50DBVT
TPS3823-25DBVT
TPS3823-30DBVT
TPS3823-33DBVT
TPS3823-50DBVT
TPS3824-25DBVT
TPS3824-30DBVT
TPS3824-33DBVT
TPS3824-50DBVT
TPS3825-33DBVT
TPS3825-50DBVT
TPS3828-33DBVT
TPS3828-50DBVT
DEVICE NAME
TPS3820-33DBVR
TPS3820-50DBVR
TPS3823-25DBVR
TPS3823-30DBVR
TPS3823-33DBVR
TPS3823-50DBVR
TPS3824-25DBVR
TPS3824-30DBVR
TPS3824-33DBVR
TPS3824-50DBVR
TPS3825-33DBVR
TPS3825-50DBVR
TPS3828-33DBVR
TPS3828-50DBVR
THRESHOLD VOLTAGE
2.93 V
MARKING
PDEI
PDDI
PAPI
†
†
†
†
†
†
†
†
†
†
†
†
†
†
‡
‡
‡
‡
‡
‡
‡
‡
‡
‡
‡
‡
‡
‡
4.55 V
2.25 V
2.63 V
PAQI
PARI
PASI
2.93 V
4.55 V
2.25 V
PATI
2.63 V
PAUI
PAVI
2.93 V
4.55 V
PAWI
PDGI
PDFI
PDII
2.93 V
4.55 V
2.93 V
4.55 V
PDHI
†
‡
§
The DBVT package indicates tape and reel of 250 parts.
The DBVR package indicates tape and reel of 3000 parts.
For other threshold voltage versions, please contact the local TI sales office.
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
5秒后页面跳转
STM32H743技术深度剖析与应用案例探索
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
74HC14芯片资料介绍：性能特性分析、引脚介绍
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
