5秒后页面跳转
TMS320BLC549GGUS-50 PDF预览

TMS320BLC549GGUS-50

更新时间: 2024-11-20 08:25:15
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
111页 1436K
描述
16-BIT, 50MHz, OTHER DSP, PBGA144, PLASTIC, BGA-144

TMS320BLC549GGUS-50 数据手册

 浏览型号TMS320BLC549GGUS-50的Datasheet PDF文件第2页浏览型号TMS320BLC549GGUS-50的Datasheet PDF文件第3页浏览型号TMS320BLC549GGUS-50的Datasheet PDF文件第4页浏览型号TMS320BLC549GGUS-50的Datasheet PDF文件第5页浏览型号TMS320BLC549GGUS-50的Datasheet PDF文件第6页浏览型号TMS320BLC549GGUS-50的Datasheet PDF文件第7页 
HEADER LINE 1  
FIXED-POINT DIGITAL SIGNAL PROCESSORS  
SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999  
D
D
D
Advanced Multibus Architecture With Three  
Separate 16-Bit Data Memory Buses and  
One Program Memory Bus  
D
D
Fast Return From Interrupt  
On-Chip Peripherals  
– Software-Programmable Wait-State  
Generator and Programmable Bank  
Switching  
– On-Chip Phase-Locked Loop (PLL) Clock  
Generator With Internal Oscillator or  
External Clock Source  
– Full-Duplex Serial Port to Support 8- or  
16-Bit Transfers (’541, ’LC545, and  
’LC546 Only)  
– Time-Division Multiplexed (TDM) Serial  
Port (’542, ’543, ’548, and ’549 Only)  
– Buffered Serial Port (BSP) (’542, ’543,  
’LC545, ’LC546, ’548, and ’549 Only)  
– 8-Bit Parallel Host-Port Interface (HPI)  
(’542, ’LC545, ’548, and ’549)  
40-Bit Arithmetic Logic Unit (ALU)  
Including a 40-Bit Barrel Shifter and Two  
Independent 40-Bit Accumulators  
17- × 17-Bit Parallel Multiplier Coupled to a  
40-Bit Dedicated Adder for Non-Pipelined  
Single-Cycle Multiply/Accumulate (MAC)  
Operation  
D
D
D
Compare, Select, and Store Unit (CSSU) for  
the Add/Compare Selection of the Viterbi  
Operator  
Exponent Encoder to Compute an  
Exponent Value of a 40-Bit Accumulator  
Value in a Single Cycle  
Two Address Generators With Eight  
Auxiliary Registers and Two Auxiliary  
Register Arithmetic Units (ARAUs)  
– One 16-Bit Timer  
– External-Input/Output (XIO) Off Control  
to Disable the External Data Bus,  
Address Bus and Control Signals  
D
D
Data Bus With a Bus Holder Feature  
D
Power Consumption Control With IDLE1,  
IDLE2, and IDLE3 Instructions With  
Power-Down Modes  
Address Bus With a Bus Holder Feature  
(’548 and ’549 Only)  
D
D
D
D
D
D
D
D
D
D
D
Extended Addressing Mode for 8M × 16-Bit  
Maximum Addressable External Program  
Space (’548 and ’549 Only)  
D
D
CLKOUT Off Control to Disable CLKOUT  
On-Chip Scan-Based Emulation Logic,  
IEEE Std 1149.1 (JTAG) Boundary Scan  
192K × 16-Bit Maximum Addressable  
Memory Space (64K Words Program,  
64K Words Data, and 64K Words I/O)  
Logic  
D
D
D
D
D
25-ns Single-Cycle Fixed-Point Instruction  
Execution Time [40 MIPS] for 5-V Power  
Supply (’C541 and ’C542 Only)  
On-Chip ROM with Some Configurable to  
Program/Data Memory  
20-ns and 25-ns Single-Cycle Fixed-Point  
Instruction Execution Time (50 MIPS and  
40 MIPS) for 3.3-V Power Supply (’LC54x)  
Dual-Access On-Chip RAM  
Single-Access On-Chip RAM (’548/’549)  
Single-Instruction Repeat and  
Block-Repeat Operations for Program Code  
15-ns Single-Cycle Fixed-Point Instruction  
Execution Time (66 MIPS) for 3.3-V Power  
Supply (’LC54xA, ’548, ’LC549)  
Block-Memory-Move Instructions for Better  
Program and Data Management  
12.5-ns Single-Cycle Fixed-Point  
Instruction Execution Time (80 MIPS) for  
3.3-V Power Supply (’LC548, ’LC549)  
Instructions With a 32-Bit Long Word  
Operand  
Instructions With Two- or Three-Operand  
Reads  
10-ns and 8.3-ns Single-Cycle Fixed-Point  
Instruction Execution Time (100 and 120  
MIPS) for 3.3-V Power Supply (2.5-V Core)  
(’VC549)  
Arithmetic Instructions With Parallel Store  
and Parallel Load  
Conditional Store Instructions  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443  

与TMS320BLC549GGUS-50相关器件

型号 品牌 获取价格 描述 数据表
TMS320BLC549GGUS-66 TI

获取价格

16-BIT, 66MHz, OTHER DSP, PBGA144, PLASTIC, BGA-144
TMS320BLC549PGES-40 TI

获取价格

16-BIT, 40MHz, OTHER DSP, PQFP144, PLASTIC, TQFP-144
TMS320BLC549PGES-50 TI

获取价格

16-BIT, 50MHz, OTHER DSP, PQFP144, PLASTIC, TQFP-144
TMS320BLC549PGES-66 TI

获取价格

16-BIT, 66MHz, OTHER DSP, PQFP144, PLASTIC, TQFP-144
TMS320BLC57PBKL-28.6 TI

获取价格

16-BIT, 57.2MHz, OTHER DSP, PQFP128, 14 X 14 X 1.40 MM, TQFP-128
TMS320BLC57SPGEL-28.6 TI

获取价格

16-BIT, 57.2MHz, OTHER DSP, PQFP144, 20 X 20 X 1.40 MM, TQFP-144
TMS320BVC203PZ40 TI

获取价格

16-BIT, 40.96MHz, OTHER DSP, PQFP100
TMS320BVC549GGUS-40 TI

获取价格

16-BIT, 40MHz, OTHER DSP, PBGA144, PLASTIC, BGA-144
TMS320C10 TI

获取价格

Wide-Band Analog Interface Circuit
TMS320C10-14 TI

获取价格

DIGITAL SIGNAL PROCESSORS