5秒后页面跳转
捷配首页

Datasheet > 转换器 > 数模转换器> TLV5619-EP
TLV5619-EP PDF预览

TLV5619-EP

更新时间： 2024-09-28 12:47:11
品牌 Logo 应用领域
德州仪器 - TI 转换器
页数 文件大小 规格书
25页 923K
描述
2.7 V TO 5.5 V 12-BIT PARALLEL DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN

阅读下载

中文翻译

获取价格

TLV5619-EP 数据手册

 浏览型号TLV5619-EP的Datasheet PDF文件第2页浏览型号TLV5619-EP的Datasheet PDF文件第3页浏览型号TLV5619-EP的Datasheet PDF文件第4页浏览型号TLV5619-EP的Datasheet PDF文件第5页浏览型号TLV5619-EP的Datasheet PDF文件第6页浏览型号TLV5619-EP的Datasheet PDF文件第7页 
ꢀ ꢁꢂ ꢃꢄ ꢅꢆ ꢇꢈ ꢉ  
ꢊ ꢋ ꢌ ꢂ ꢀ ꢍ ꢃ ꢋ ꢃ ꢂ ꢅ ꢊ ꢇꢎꢏ ꢀ ꢉꢐꢑꢐ ꢁꢁ ꢈꢁ ꢒꢏ ꢓꢏ ꢀꢐꢁ ꢇꢀꢍ ꢇꢐꢔꢐꢁ ꢍ ꢓ ꢕꢍꢔ ꢂ ꢈꢑ ꢀꢈ ꢑ  
ꢖ ꢏꢀ ꢗ ꢉꢍ ꢖ ꢈ ꢑ ꢒ ꢍꢖ ꢔ  
ꢘ
SGLS124A − JULY 2002 − REVISED DECEMBER 2003  
D
Controlled Baseline  
− One Assembly/Test Site, One Fabrication  
Site  
applications  
D
D
D
Battery Powered Test Instruments  
Digital Offset and Gain Adjustment  
D
D
D
D
D
D
Extended Temperature Performance of  
−40°C to 125°C  
Enhanced Diminishing Manufacturing  
Sources (DMS) Support  
Battery Operated/Remote Industrial  
Controls  
D
D
D
D
D
Machine and Motion Control Devices  
Cordless and Wireless Telephones  
Speech Synthesis  
Enhanced Product Change Notification  
†
Qualification Pedigree  
Communication Modulators  
Arbitrary Waveform Generation  
Single Supply 2.7-V to 5.5-V Operation  
0.4 LSB Differential Nonlinearity (DNL),  
1.5 LSB Integral Nonlinearity (INL)  
D
D
D
D
D
12-Bit Parallel Interface  
Compatible With TMS320 DSP  
Internal Power On Reset  
Settling Time 1 µs Typ  
Low Power Consumption:  
− 8 mW for 5-V Supply  
− 4.3 mW for 3-V Supply  
DW PACKAGE  
(TOP VIEW)  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
D2  
D3  
D4  
D5  
D6  
D7  
D8  
D9  
D10  
D11  
D1  
D0  
CS  
WE  
LDAC  
PD  
GND  
OUT  
REFIN  
D
D
D
D
Reference Input Buffers  
Voltage Output  
Monotonic Over Temperature  
Asynchronous Update  
V
DD  
†
Component qualification in accordance with JEDEC and industry  
standards to ensure reliable operation over an extended  
temperature range. This includes, but is not limited to, Highly  
Accelerated Stress Test (HAST) or biased 85/85, temperature  
cycle, autoclave or unbiased HAST, electromigration, bond  
intermetallic life, and mold compound life. Such qualification  
testing should not be viewed as justifying use of this component  
beyond specified performance and environmental limits.  
description  
The TLV5619 is a 12-bit voltage output DAC with a microprocessor and TMS320 compatible parallel interface.  
The 12 data bits are double buffered so that the output can be updated asynchronously using the LDAC pin.  
During normal operation, the device dissipates 8 mW at a 5-V supply and 4.3 mW at a 3-V supply. The power  
consumption can be lowered to 50 nW by setting the DAC to power-down mode.  
The output voltage is buffered by a ×2 gain rail-to-rail amplifier, which features a Class A output stage to improve  
stability and reduce settling time.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
‡
T
A
PACKAGE  
−40°C to 125°C  
SOP − DW Tape and reel  
TLV5619QDWREP  
TLV5619QEP  
‡
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢉ
ꢉ
ꢑ
ꢍ
ꢩ
ꢒ
ꢤ
ꢙ
ꢕ
ꢢ
ꢀ
ꢣ
ꢏ
ꢝ
ꢍ
ꢛ
ꢔ
ꢜ
ꢒ
ꢐ
ꢀ
ꢐ
ꢚ
ꢛ
ꢥ
ꢜ
ꢝ
ꢣ
ꢞ
ꢟ
ꢠ
ꢠ
ꢡ
ꢡ
ꢚ
ꢚ
ꢝ
ꢝ
ꢛ
ꢛ
ꢚ
ꢢ
ꢢ
ꢦ
ꢣ
ꢤ
ꢞ
ꢞ
ꢥ
ꢥ
ꢛ
ꢡ
ꢠ
ꢟ
ꢢ
ꢢ
ꢝ
ꢜ
ꢦ
ꢀꢥ  
ꢤ
ꢧ
ꢢ
ꢨ
ꢚ
ꢣ
ꢠ
ꢢ
ꢡ
ꢚ
ꢡ
ꢝ
ꢞ
ꢛ
ꢤ
ꢩ
ꢠ
ꢛ
ꢡ
ꢡ
ꢥ
ꢢ
ꢋ
Copyright 2002 − 2003, Texas Instruments Incorporated  
ꢞ
ꢝ
ꢣ
ꢡ
ꢝ
ꢞ
ꢟ
ꢡ
ꢝ
ꢢ
ꢦ
ꢚ
ꢜ
ꢚ
ꢣ
ꢥ
ꢞ
ꢡ
ꢪ
ꢡ
ꢥ
ꢞ
ꢝ
ꢜ
ꢫ
ꢠ
ꢏ
ꢛ
ꢟ
ꢥ
ꢢ
ꢡ
ꢠ
ꢛ
ꢩ
ꢠ
ꢞ
ꢩ
ꢬ
ꢠ
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢮ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢋ  
ꢞ
ꢞ
ꢠ
ꢛ
ꢡ
ꢭ
ꢋ
ꢉ
ꢞ
ꢝ
ꢩ
ꢤ
ꢣ
ꢡ
ꢚ
ꢝ
ꢛ
ꢦ
ꢞ
ꢝ
ꢣ
ꢥ
ꢢ
ꢢ
ꢚ
ꢛ
ꢮ
ꢩ
ꢝ
ꢥ
ꢢ
ꢛ
ꢝ
ꢡ
ꢛ
ꢥ
ꢣ
ꢥ
ꢢ
ꢢ
ꢠ
ꢞ
ꢚ
ꢨ
ꢭ
ꢚ
ꢛ
ꢣ
ꢨ
ꢤ
ꢩ
ꢥ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...25

中文翻译

下载PDF

与TLV5619-EP相关器件

型号 品牌 获取价格 描述 数据表
TLV5619IDW TI

获取价格

 		2.7 V TO 5.5 V 12-BIT PARALLEL DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN
TLV5619IDWR TI

获取价格

 		12-Bit, Single Channel DAC, Parallel, Voltage Out, Low Power, Asynchronous Update 20-SOIC
TLV5619IDWRG4 TI

获取价格

 		12-Bit, Single Channel DAC, Parallel, Voltage Out, Low Power, Asynchronous Update 20-SOIC
TLV5619IPW TI

获取价格

 		2.7 V TO 5.5 V 12-BIT PARALLEL DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN
TLV5619IPWR TI

获取价格

 		12-Bit, Single Channel DAC, Parallel, Voltage Out, Low Power, Asynchronous Update 20-TSSOP
TLV5619IPWRG4 TI

获取价格

 		12-Bit, Single Channel DAC, Parallel, Voltage Out, Low Power, Asynchronous Update 20-TSSOP
TLV5619PW TI

获取价格

 		2.7 V TO 5.5 V 12-BIT PARALLEL DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN
TLV5619QDW TI

获取价格

 		2.7 V TO 5.5 V 12-BIT PARALLEL DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN
TLV5619QDWG4 TI

获取价格

 		12 位单通道并行 DAC，具有电压输出、低功耗和异步更新 | DW | 20
TLV5619QDWREP TI

获取价格

 		2.7 V TO 5.5 V 12-BIT PARALLEL DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN

与TLV5619-EP相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证