TLV5580
8-BIT, 80 MSPS LOW-POWER A/D CONVERTER
SLAS205A – DECEMBER 1998 – REVISED JANUARY 1999
electrical characteristics over recommended operating conditions with f
of external voltage references (unless otherwise noted)
= 80 MSPS and use
CLK
dc accuracy
PARAMETER
TEST CONDITIONS
MIN
TYP
±1
MAX
2
UNIT
LSB
LSB
LSB
%FS
%FS
T
= 25°C
–2
–2.4
–1
A
Integral nonlinearity (INL), best-fit
Internal references (see Note 1)
Internal references (see Note 2),
T
A
= –40°C to 85°C
= –40°C to 85°C
±1
2.4
1.3
5
Differential nonlinearity (DNL)
Zero error
T
A
±0.6
AV
DD
= DV
= 3.3 V, DRV = 3 V See Note 3
DD
DD
Full scale error
5
NOTES: 1. Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero to full scale. The point used as zero
occurs 1/2 LSB before the first code transition. The full–scale point is defined as a level 1/2 LSB beyond the last code transition.
The deviation is measured from the center of each particular code to the true straight line between these two endpoints.
2. AnidealADCexhibitscodetransitionsthatareexactly1LSBapart. DNListhedeviationfromthisidealvalue.Thereforethismeasure
indicates how uniform the transfer function step sizes are. The ideal step size is defined here as the step size for the device under
n
test (i.e., (last transition level – first transition level) ÷ (2 – 2)). Using this definition for DNL separates the effects of gain and offset
error. A minimum DNL better than –1 LSB ensures no missing codes.
3. Zero error is defined as the difference in analog input voltage – between the ideal voltage and the actual voltage – that will switch
the ADC output from code 0 to code 1. The ideal voltage level is determined by adding the voltage corresponding to 1/2 LSB to the
bottom reference level. The voltage corresponding to 1 LSB is found from the difference of top and bottom references divided by
the number of ADC output levels (256).
Full-scaleerrorisdefinedasthedifferenceinanaloginputvoltage–betweentheidealvoltageandtheactualvoltage–thatwillswitch
the ADC output from code 254 to code 255. The ideal voltage level is determined by subtracting the voltage corresponding to 1.5
LSB from the top reference level. The voltage corresponding to 1 LSB is found from the difference of top and bottom references
divided by the number of ADC output levels (256).
analog input
PARAMETER
Input capacitance
TEST CONDITIONS
TEST CONDITIONS
MIN
MIN
TYP
MAX
MAX
UNIT
C
4
pF
I
reference input (AV
= DV
= DRV
= 3.6 V)
DD
DD
DD
PARAMETER
Reference input resistance
Reference input current
TYP
200
5
UNIT
Ω
R
ref
I
mA
ref
reference outputs
PARAMETER
TEST CONDITIONS
Absolute min/max values valid
and tested for AV = 3.3 V
MIN
2.07
1.09
TYP
MAX
2.21
1.21
UNIT
V
V
V
Reference top offset voltage
2 + [(AV
– 3) ÷ 2]
– 3) ÷ 2]
(REFTO)
DD
DD
Reference bottom offset voltage
1 + [(AV
V
(REFBO)
DD
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265