5秒后页面跳转
TLV5535IPWRG4Q1 PDF预览

TLV5535IPWRG4Q1

更新时间: 2024-02-20 11:18:58
品牌 Logo 应用领域
德州仪器 - TI 转换器
页数 文件大小 规格书
36页 667K
描述
8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER

TLV5535IPWRG4Q1 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SSOP
包装说明:TSSOP, TSSOP28,.25针数:28
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:5.8最大模拟输入电压:3.5 V
最小模拟输入电压:0.8 V最长转换时间:0.0285 µs
转换器类型:ADC, PROPRIETARY METHODJESD-30 代码:R-PDSO-G28
JESD-609代码:e4长度:9.7 mm
最大线性误差 (EL):0.9375%湿度敏感等级:1
模拟输入通道数量:1位数:8
功能数量:1端子数量:28
最高工作温度:85 °C最低工作温度:-40 °C
输出位码:BINARY输出格式:PARALLEL, 8 BITS
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP28,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
采样速率:35 MHz采样并保持/跟踪并保持:SAMPLE
筛选级别:AEC-Q100座面最大高度:1.2 mm
子类别:Analog to Digital Converters最大压摆率:34 mA
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

TLV5535IPWRG4Q1 数据手册

 浏览型号TLV5535IPWRG4Q1的Datasheet PDF文件第1页浏览型号TLV5535IPWRG4Q1的Datasheet PDF文件第3页浏览型号TLV5535IPWRG4Q1的Datasheet PDF文件第4页浏览型号TLV5535IPWRG4Q1的Datasheet PDF文件第5页浏览型号TLV5535IPWRG4Q1的Datasheet PDF文件第6页浏览型号TLV5535IPWRG4Q1的Datasheet PDF文件第7页 
ꢀ ꢁꢂ ꢃ ꢃꢄ ꢃ ꢅꢆꢇ  
ꢈꢅ ꢉꢊ ꢀꢋ ꢄ ꢃ ꢌ ꢍꢎꢍꢋ ꢁꢏ ꢐꢅꢎ ꢏꢐ ꢑ ꢒ ꢓꢔ ꢓꢁ ꢏꢕ ꢅꢀꢏ ꢅꢖꢊꢕ ꢊ ꢀꢓꢁ ꢗꢏ ꢔꢂꢑ ꢒꢀ ꢑꢒ  
SGLS230A − JANUARY 2004 − REVISED JUNE 2008  
description (continued)  
While usable in a wide variety of applications, the device is specifically suited for the digitizing of high-speed  
graphics and for interfacing to LCD panels or LCD/DMD projection modules . Other applications include DVD  
read channel digitization, medical imaging, and communications. This device is suitable for IF sampling of  
communication systems using sub-Nyquist sampling methods because of its high analog input bandwidth.  
functional block diagram  
+
ADC  
SHA  
SHA  
SHA  
SHA  
SHA  
SHA  
2
ADC  
DAC  
2
2
2
2
2
2
Correction Logic  
Output Buffers  
D0(LSB)−D7(MSB)  
The single-pipeline architecture uses 6 ADC/DAC stages and one final flash ADC. Each stage produces a  
resolution of 2 bits. The correction logic generates its result using the 2-bit result from the first stage, 1 bit from  
each of the 5 succeeding stages, and 1 bit from the final stage in order to arrive at an 8-bit result. The correction  
logic ensures no missing codes over the full operating temperature range.  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与TLV5535IPWRG4Q1相关器件

型号 品牌 描述 获取价格 数据表
TLV5535IPWRQ1 TI 8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER

获取价格

TLV5535PW TI 8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER

获取价格

TLV5535PWR TI TLV5535PWR

获取价格

TLV5535-Q1 TI 8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER

获取价格

TLV5540CNSLE TI 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO24

获取价格

TLV5540CPW TI 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO24

获取价格