Datasheet > TLV5535IPWRG4Q1

TLV5535IPWRG4Q1

更新时间： 2024-01-05 11:10:55

品牌	Logo	应用领域
德州仪器 - TI		转换器
页数	文件大小	规格书
36页	667K
描述
8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

TLV5535IPWRG4Q1 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	SSOP
包装说明：	TSSOP, TSSOP28,.25	针数：	28
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	Factory Lead Time：	1 week
风险等级：	5.8	最大模拟输入电压：	3.5 V
最小模拟输入电压：	0.8 V	最长转换时间：	0.0285 µs
转换器类型：	ADC, PROPRIETARY METHOD	JESD-30 代码：	R-PDSO-G28
JESD-609代码：	e4	长度：	9.7 mm
最大线性误差 (EL)：	0.9375%	湿度敏感等级：	1
模拟输入通道数量：	1	位数：	8
功能数量：	1	端子数量：	28
最高工作温度：	85 °C	最低工作温度：	-40 °C
输出位码：	BINARY	输出格式：	PARALLEL, 8 BITS
封装主体材料：	PLASTIC/EPOXY	封装代码：	TSSOP
封装等效代码：	TSSOP28,.25	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	峰值回流温度（摄氏度）：	260
电源：	3.3 V	认证状态：	Not Qualified
采样速率：	35 MHz	采样并保持/跟踪并保持：	SAMPLE
筛选级别：	AEC-Q100	座面最大高度：	1.2 mm
子类别：	Analog to Digital Converters	最大压摆率：	34 mA
标称供电电压：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Nickel/Palladium/Gold (Ni/Pd/Au)	端子形式：	GULL WING
端子节距：	0.65 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	4.4 mm
Base Number Matches：	1

TLV5535IPWRG4Q1 数据手册

ꢀ ꢁꢂ ꢃ ꢃꢄ ꢃ ꢅꢆꢇ

ꢈꢅ ꢉꢊ ꢀꢋ ꢄ ꢃ ꢌ ꢍꢎꢍꢋ ꢁꢏ ꢐꢅꢎ ꢏꢐ ꢑ ꢒ ꢓꢔ ꢓꢁ ꢏꢕ ꢅꢀꢏ ꢅꢖꢊꢕ ꢊ ꢀꢓꢁ ꢗꢏ ꢔꢂꢑ ꢒꢀ ꢑꢒ

SGLS230A − JANUARY 2004 − REVISED JUNE 2008

Terminal Functions

TERMINAL

I/O

DESCRIPTION

NAME

AIN

NO.

Analog input

16, 27

18, 23, 28

Analog supply voltage

Analog ground

Band gap reference voltage. A 1-µF capacitor (with an optional 0.1-µF capacitor in parallel) should be

connected between this terminal and AV for external filtering.

Clock input. The input is sampled on each rising edge of CLK.

Common mode level. This voltage is equal to (AV − AV ) ÷ 2. An external 0.1-µF capacitor should be

CLK

CML

DD SS

connected between this terminal and AV

D0 − D7

2 − 9

Data outputs. D7 is the MSB.

DRV

Supply voltage for digital output drivers

Ground for digital output drivers

Digital supply voltage

Output enable. When high, the D0 − D7 outputs go in high-impedance mode.

Digital ground

PWDN_REF

REFBI

Power down for internal reference voltages. A high on this terminal disables the internal reference circuit.

Reference voltage bottom input. The voltage at this terminal defines the bottom reference voltage for the

ADC. It can be connected to REFBO or to an externally generated reference level. Sufficient filtering

should be applied to this input. The use of a 0.1-µF capacitor connected between REFBI and AV

recommended. Additionaly, a 0.1-µF capacitor can be connected between REFTI and REFBI.

REFBO

REFTI

Reference voltage bottom output. An internally generated reference is available at this terminal. It can be

connected to REFBI or left unconnected. A 1-µF capacitor between REFBO and AV

provides sufficient

decoupling required for this output.

Reference voltage top input. The voltage at this terminal defines the top reference voltage for the ADC.

It can be connected to REFTO or to an externally generated reference level. Sufficient filtering should be

applied to this input. The use of a 0.1-µF capacitor between REFTI and AV

Additionaly, a 0.1-µF capacitor can be connected between REFTI and REFBI.

is recommended.

REFTO

STBY

Reference voltage top output. An internally generated reference is available at this terminal. It can be

connected to REFTI or left unconnected. A 1-µF capacitor between REFTO and AV

provides sufficient

decoupling required for this output.

Standby input. A high level on this input enables power-down mode.

†

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage range: AV

Digital input voltage range to DV

Analog input voltage range to AV

Digital output voltage range applied from external source to DGND . . . . . . . . . . . . . . −0.5 V to DV

Reference voltage input range to AGND: V , V , V , V −0.5 V to AV

to AV , DV

to DV

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 4.5 V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 0.5 V

to DV , AV to DV

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to DV

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to AV

+ 0.5 V

(REFTI) (REFTO) (REFBI) (REFBO)

Operating free-air temperature range, T : TLV5535I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −40°C to 85°C

Storage temperature range, T

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −55°C to 150°C

stg

†

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and

functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

1 2 345 6 7...36

下载PDF

与TLV5535IPWRG4Q1相关器件

型号	品牌	描述	获取价格	数据表
TLV5535IPWRQ1	TI	8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER	获取价格
TLV5535PW	TI	8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER	获取价格
TLV5535PWR	TI	TLV5535PWR	获取价格
TLV5535-Q1	TI	8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER	获取价格
TLV5540CNSLE	TI	1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO24	获取价格
TLV5540CPW	TI	1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO24	获取价格

与TLV5535IPWRG4Q1相关文章

MAX6675资料手册参数详解、引脚配置说明
2024-05-13

10
LM258引脚图及功能介绍、主要参数分析
2024-05-13

5
CD4052资料手册参数详解、引脚配置说明
2024-05-13

7
一文带你了解TPS5430资料手册分析：参数介绍、引脚配置说明
2024-05-13

6

产品中心

服务支持

精选活动

关于我们

帮助中心

TLV5535IPWRG4Q1

TLV5535IPWRG4Q1 技术参数

TLV5535IPWRG4Q1 数据手册

与TLV5535IPWRG4Q1相关器件

与TLV5535IPWRG4Q1相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

TLV5535IPWRG4Q1

TLV5535IPWRG4Q1 技术参数

TLV5535IPWRG4Q1 数据手册

与TLV5535IPWRG4Q1相关器件

与TLV5535IPWRG4Q1相关文章

您还可以找

您在本页遇到什么问题？