TLV365, TLV2365
ZHCSPF9B –DECEMBER 2022 –REVISED SEPTEMBER 2023
www.ti.com.cn
5 Device Comparison Table
OFFSET
VOLTAGE
NOISE
(nV/√Hz)
MINIMUM
GAIN STABLE
(V/V)
IQ/CHANNEL
TYPICAL
(mA)
GAIN
BANDWIDTH
(MHz)
DRIFT
TYPICAL
(µV/C)
SLEW RATE
(V/µs)
DEVICE
INPUT TYPE
TLVx365
OPAx607
OPAx365
CMOS
CMOS
CMOS
0.4
0.3
1
1
6
1
4.6
0.9
4.6
50
50
50
27
24
25
4.5
3.8
4.5
6 Pin Configuration and Functions
VOUT
1
2
3
5
4
V+
−
V
−
IN
+IN
图6-1. TLV365 DBV Package, 5-Pin SOT-23 (Top View)
表6-1. Pin Functions: TLV365
PIN
TYPE
DESCRIPTION
NAME
–IN
+IN
NO.
4
Input
Input
—
Negative (inverting) input
Positive (noninverting) input
Negative (lowest) power supply
Positive (highest) power supply
Output
3
2
V–
V+
5
—
VOUT
1
Output
V
OUTA
1
2
3
4
8
7
6
5
V+
VOUT
−
B
IN A
+IN A
−
IN B
+IN B
−
V
图6-2. TLV2365 D Package, 8-Pin SOIC (Top View)
Pin Functions: TLV2365
PIN
TYPE
DESCRIPTION
NAME
–IN A
+IN A
–IN B
+IN B
V–
NO.
2
Input
Input
Input
Input
—
Negative (inverting) input signal, channel A
3
Positive (noninverting) input signal, channel A
Negative (inverting) input signal, channel B
Positive (noninverting) input signal, channel B
Negative (lowest) power supply
Positive (highest) power supply
Output, channel A
6
5
4
V+
8
—
VOUT
VOUT
A
B
1
Output
Output
7
Output, channel B
Copyright © 2023 Texas Instruments Incorporated
3
提交文档反馈
Product Folder Links: TLV365 TLV2365
English Data Sheet: SBOSAA8