5秒后页面跳转
T24C08A PDF预览

T24C08A

更新时间: 2022-06-24 15:42:01
品牌 Logo 应用领域
其他 - ETC /
页数 文件大小 规格书
14页 340K
描述
T24C02A

T24C08A 数据手册

 浏览型号T24C08A的Datasheet PDF文件第1页浏览型号T24C08A的Datasheet PDF文件第2页浏览型号T24C08A的Datasheet PDF文件第3页浏览型号T24C08A的Datasheet PDF文件第5页浏览型号T24C08A的Datasheet PDF文件第6页浏览型号T24C08A的Datasheet PDF文件第7页 
must precede any other command (see to Figure 2 on page 5).  
STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a  
read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 2 on  
page 5).  
ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM  
in 8-bit words. The EEPROM sends a "0" to acknowledge that it has received each word. This  
happens during the ninth clock cycle.  
STANDBY MODE: The T24C02A/T24C04A/T24C08A/T24C16A features a low-power standby  
mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the  
completion of any internal operations.  
MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part  
can be reset by following these steps:  
1. Clock up to 9 cycles.  
2. Look for SDA high in each cycle while SCL is high.  
3. Create a start condition.  
Figure 1: Data Validity  
l
Figure 2: Start and Stop Definition  
Shenzhen First- Rank Technology Co., Ltd  
Version: 1.1  
Date: 02, Jul. 2007  
Page: 5 of 15  

与T24C08A相关器件

型号 品牌 描述 获取价格 数据表
T24FAZ-SMT-TF JST *连接器可采用正向或反向配置。*也可采用Z字形表面安装尾端的顶装型连接器。

获取价格

T24I ETC TRIAC|200V V(DRM)|4A I(T)RMS|TO-220

获取价格

T24M000000S006 ABRACON XTAL OSC TCXO 24.000MHZ CMOS

获取价格

T24N1000BOB VISHAY Silicon Controlled Rectifier, 24000mA I(T), 1000V V(DRM),

获取价格

T24N1000COF VISHAY Silicon Controlled Rectifier, 24000mA I(T), 1000V V(DRM),

获取价格

T24N1000UOB VISHAY Silicon Controlled Rectifier, 24000mA I(T), 1000V V(DRM),

获取价格