5秒后页面跳转
SY10H602JC PDF预览

SY10H602JC

更新时间: 2024-09-29 22:07:31
品牌 Logo 应用领域
麦瑞 - MICREL /
页数 文件大小 规格书
4页 74K
描述
9-BIT LATCHED

SY10H602JC 数据手册

 浏览型号SY10H602JC的Datasheet PDF文件第2页浏览型号SY10H602JC的Datasheet PDF文件第3页浏览型号SY10H602JC的Datasheet PDF文件第4页 
9-BIT LATCHED  
TTL-TO-ECL  
SY10H602  
SY100H602  
DESCRIPTION  
FEATURES  
9-bit ideal for byte-parity applications  
Flow-through configuration  
The SY10/100H602 are 9-bit, dual supply TTL-to-ECL  
translators with latches. Devices in the Micrel-Synergy  
9-bit translator series utilize the 28-lead PLCC for optimal  
power pinning, signal flow-through and electrical  
performance.  
The H602 features D-type latches. Latching is  
controlled by Latch Enable (LEN), while the Master Reset  
input resets the latches. A post-latch logic enable is also  
provided (ENECL), allowing control of the output state  
without destroying latch data. All control inputs are ECL  
level.  
Extra TTL and ECL power/ground pins to minimize  
switching noise  
Dual supply  
3.5ns max. D to Q  
PNP TTL inputs for low loading  
Choice of ECL compatibility: MECL 10KH (10Hxxx)  
or 100K (100Hxxx)  
Fully compatible with Motorola MC10H/100H602  
Available in 28-pin PLCC package  
The 10H version is compatible with MECL 10KH ECL  
logic levels. The 100H version is compatible with 100K  
levels.  
BLOCK DIAGRAM  
PIN CONFIGURATION  
ENECL  
D0  
D1  
D2  
D3  
D4  
D5  
D6  
D7  
D8  
D Q  
EN  
Q0  
Q1  
Q2  
Q3  
Q4  
Q5  
Q6  
Q7  
Q8  
25 24 23 22 21 20 19  
26  
27  
28  
1
18  
17  
16  
15  
14  
13  
12  
D6  
D7  
Q0  
D Q  
EN  
Q1  
D8  
VCCE  
VCCO  
Q2  
TOP VIEW  
PLCC  
GND  
MR  
D Q  
EN  
2
3
LEN  
ENECL  
VCCO  
Q3  
D Q  
EN  
4
5
6
7
8
9
10 11  
TTL  
D Q  
EN  
ECL  
D Q  
EN  
PIN NAMES  
Pin  
GND  
Function  
D Q  
EN  
TTL Ground (0V)  
VCCE  
VCCO  
VCCT  
ECL VCC (0V)  
D Q  
EN  
ECL VCC (0V) — Outputs  
TTL Supply (+5.0V)  
ECL Supply (–5.2/–4.5V)  
Data Inputs (TTL)  
D Q  
EN  
VEE  
D0–D8  
Q0–Q8  
ENECL  
LEN  
LEN  
MR  
Data Outputs (ECL)  
Enable Control (ECL)  
Latch Enable (ECL)  
Master Reset (ECL)  
MR  
Rev.: D  
Amendment:/0  
Issue Date: March, 1998  
1

SY10H602JC 替代型号

型号 品牌 替代类型 描述 数据表
SY10H602JZ MICREL

功能相似

9-BIT LATCHED TTL-TO-ECL

与SY10H602JC相关器件

型号 品牌 获取价格 描述 数据表
SY10H602JCTR MICREL

获取价格

9-BIT LATCHED
SY10H602JCTR MICROCHIP

获取价格

TTL to ECL Translator, 9 Func, True Output, BIPolar, PQCC28
SY10H602JZ MICREL

获取价格

9-BIT LATCHED TTL-TO-ECL
SY10H602JZTR MICREL

获取价格

9-BIT LATCHED TTL-TO-ECL
SY10H602JZTR MICROCHIP

获取价格

TTL to ECL Translator, 9 Func, True Output, ECL10K, PQCC28, LEAD FREE, PLASTIC, LCC-28
SY10H603 MICREL

获取价格

9-BIT LATCHED ECL-TO-TTL
SY10H603_06 MICREL

获取价格

9-BIT LATCHED ECL-TO-TTL
SY10H603JC MICREL

获取价格

9-BIT LATCHED ECL-TO-TTL
SY10H603JC MICROCHIP

获取价格

ECL to TTL Translator, 9 Func, True Output, BIPolar, PQCC28
SY10H603JCTR MICREL

获取价格

9-BIT LATCHED ECL-TO-TTL