Datasheet > SSTVF16859_05

SSTVF16859_05

更新时间： 2024-02-04 03:51:48

品牌	Logo	应用领域
恩智浦 - NXP		双倍数据速率
页数	文件大小	规格书
23页	133K
描述
13-bit 1 : 2 SSTL_2 registered buffer for DDR

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SSTVF16859_05 数据手册

SSTVF16859

13-bit 1 : 2 SSTL_2 registered buffer for DDR

Rev. 02 — 19 July 2005

Product data sheet

1. General description

The SSTVF16859 is a 13-bit to 26-bit SSTL_2 registered driver with differential clock

inputs, designed to operate between 2.3 V and 2.7 V for PC1600-PC2700 applications or

between 2.5 V and 2.7 V for PC3200 applications. All inputs are compatible with the

JEDEC standard for SSTL_2 with V_refnormally at 0.5 × V_DD, except the LVCMOS reset

(RESET) input. All outputs are SSTL_2, Class II compatible, which can be used for

standard stub-series applications or capacitive loads. Master reset (RESET)

asynchronously resets all registers to zero.

The SSTVF16859 is intended to be incorporated into standard DIMM (Dual In-Line

Memory Module) designs deﬁned by JEDEC, such as DDR (Double Data Rate) SDRAM

and SDRAM II Memory Modules. Different from traditional SDRAM, DDR SDRAM

transfers data on both clock edges (rising and falling), thus doubling the peak bus

bandwidth. A DDR DRAM rated at 133 MHz will have a burst rate of 266 MHz.

The device data inputs consist of different receivers. One differential input is tied to the

input pin while the other is tied to a reference input pad, which is shared by all inputs.

The clock input is fully differential (CK and CK) to be compatible with DRAM devices that

are installed on the DIMM. Data are registered at the crossing of CK going HIGH, and CK

going LOW. However, since the control inputs to the SDRAM change at only half the data

rate, the device must only change state on the positive transition of the CK signal. In order

to be able to provide deﬁned outputs from the device even before a stable clock has been

supplied, the device has an asynchronous input pin (RESET), which when held to the

LOW state, resets all registers and all outputs to the LOW state.

The device supports low-power standby operation. When RESET is LOW, the differential

input receivers are disabled, and un-driven (ﬂoating) data, clock, and reference voltage

(VREF) inputs are allowed. In addition, when RESET is LOW, all registers are reset, and

all outputs are forced LOW. The LVCMOS RESET input must always be held at a valid

logic HIGH or LOW level.

To ensure deﬁned outputs from the register before a stable clock has been supplied,

RESET must be held in the LOW state during power-up.

In the DDR DIMM application, RESET is speciﬁed to be completely asynchronous with

respect to CK and CK. Therefore, no timing relationship can be guaranteed between the

two. When entering RESET, the register will be cleared and the outputs will be driven

LOW. As long as the data inputs are LOW, and the clock is stable during the time from the

LOW-to-HIGH transition of RESET until the input receivers are fully enabled, the outputs

will remain LOW.

12 3 4 5 6 7...23

中文翻译

下载PDF

与SSTVF16859_05相关器件

型号	品牌	获取价格	描述	数据表
SSTVF16859BG-T	IDT	获取价格	Bus Driver, PDSO64
SSTVF16859BS	NXP	获取价格	13-bit 1:2 SSTL_2 registered buffer for DDR
SSTVF16859BS,118	NXP	获取价格	IC SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PQCC56, 8 X 8 MM, 0.85 M
SSTVF16859BS,151	NXP	获取价格	IC SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PQCC56, 8 X 8 MM, 0.85 M
SSTVF16859BS,157	NXP	获取价格	IC SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PQCC56, 8 X 8 MM, 0.85 M
SSTVF16859DGG	NXP	获取价格	13-bit 1:2 SSTL_2 registered buffer for DDR
SSTVF16859EC	NXP	获取价格	13-bit 1:2 SSTL_2 registered buffer for DDR
SSTVF16859EC,518	NXP	获取价格	SSTVF16859 - 13-bit 1 : 2 SSTL_2 registered buffer for DDR
SSTVF16859EC,551	NXP	获取价格	SSTVF16859 - 13-bit 1 : 2 SSTL_2 registered buffer for DDR
SSTVF16859EC,557	NXP	获取价格	SSTVF16859 - 13-bit 1 : 2 SSTL_2 registered buffer for DDR

与SSTVF16859_05相关文章

REF03GPZ资料解读：主要特征、技术参数、应用场景
2024-08-05

48
一文带你了解DS28E40主要特征、安全特性、应用场景
2024-07-30

100
RT9172资料手册解读：关节特性、引脚信息、参数说明
2024-07-30

87
一文带你了解SM8760CA资料：主要参数特征
2024-07-30

87

产品中心

服务支持

精选活动

关于我们

帮助中心

SSTVF16859_05

SSTVF16859_05 数据手册

与SSTVF16859_05相关器件

与SSTVF16859_05相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SSTVF16859_05

SSTVF16859_05 数据手册

与SSTVF16859_05相关器件

与SSTVF16859_05相关文章

您还可以找

您在本页遇到什么问题？