Datasheet > SN74V293

SN74V293

更新时间： 2024-01-28 16:55:42

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
48页	709K
描述
8192 】 18, 16384 】 18, 32768 】 18, 65536 】 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74V293 数据手册

SN74V263, SN74V273, SN74V283, SN74V293

8192 × 18, 16384 × 18, 32768 × 18, 65536 × 18

3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

SCAS669D – JUNE 2001 – REVISED FEBRUARY 2003

Choice of Memory Organizations

– SN74V263 – 8192 × 18/16384 × 9

– SN74V273 – 16384 × 18/32768 × 9

– SN74V283 – 32768 × 18/65536 × 9

– SN74V293 – 65536 × 18/131072 × 9

Programmable Almost-Empty and

Almost-Full Flags; Each Flag Can Default to

One of Eight Preselected Offsets

Selectable Synchronous/Asynchronous

Timing Modes for Almost-Empty and

Almost-Full Flags

166-MHz Operation

6-ns Read/Write Cycle Time

Program Programmable Flags by Either

Serial or Parallel Means

User-Selectable Input and Output Port Bus

Sizing

– ×9 in to ×9 out

Select Standard Timing (Using EF and FF

Flags) or First-Word Fall-Through (FWFT)

Timing (Using OR and IR Flags)

– ×9 in to ×18 out

– ×18 in to ×9 out

– ×18 in to ×18 out

Output Enable Puts Data Outputs in

High-Impedance State

Big-Endian/Little-Endian User-Selectable

Byte Representation

Easily Expandable in Depth and Width

Independent Read and Write Clocks Permit

Reading and Writing Simultaneously

5-V-Tolerant Inputs

Fixed, Low First-Word Latency

Zero-Latency Retransmit

Master Reset Clears Entire FIFO

High-Performance Submicron CMOS

Technology

Glueless Interface With ’C6x DSPs

Partial Reset Clears Data, but Retains

Programmable Settings

Available in 80-Pin Thin Quad Flat Pack

(TQFP) and 100-Pin Ball Grid Array (BGA)

Packages

Empty, Full, and Half-Full Flags Signal FIFO

Status

description

The SN74V263, SN74V273, SN74V283, and SN74V293 are exceptionally deep, high-speed, CMOS first-in

first-out (FIFO) memories with clocked read and write controls and a flexible bus-matching ×9/×18 data flow.

There is flexible ×9/×18 bus matching on both read and write ports.

The period required by the retransmit operation is fixed and short.

The first-word data-latency period, from the time the first word is written to an empty FIFO to the time it can be

read, is fixed and short.

These FIFOs are particularly appropriate for network, video, telecommunications, data communications, and

other applications that need to buffer large amounts of data and match buses of unequal sizes.

Each FIFO has a data input port (Dn) and a data output port (Qn), both of which can assume either an 18-bit

or 9-bit width, as determined by the state of external control pins’ input width (IW) and output width (OW) during

the master-reset cycle.

The input port is controlled by write-clock (WCLK) and write-enable (WEN) inputs. Data is written into the FIFO

on every rising edge of WCLK when WEN is asserted. The output port is controlled by read-clock (RCLK) and

read-enable (REN) inputs. Data is read from the FIFO on every rising edge of RCLK when REN is asserted.

An output-enable (OE) input is provided for 3-state control of the outputs.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...48

中文翻译

下载PDF

与SN74V293相关器件

型号	品牌	获取价格	描述	数据表
SN74V293-10GGM	TI	获取价格	8192 】 18, 16384 】 18, 32768 】 18, 65536 】 18
SN74V293-10PZA	TI	获取价格	8192 】 18, 16384 】 18, 32768 】 18, 65536 】 18
SN74V293-15GGM	TI	获取价格	8192 】 18, 16384 】 18, 32768 】 18, 65536 】 18
SN74V293-15PZA	TI	获取价格	8192 】 18, 16384 】 18, 32768 】 18, 65536 】 18
SN74V293-15PZAG4	TI	获取价格	65536 x 18 同步 FIFO 存储器 \| PZA \| 80
SN74V293-6GGM	TI	获取价格	8192 】 18, 16384 】 18, 32768 】 18, 65536 】 18
SN74V293-6PZA	TI	获取价格	8192 】 18, 16384 】 18, 32768 】 18, 65536 】 18
SN74V293-7.5PZA	TI	获取价格	IC 64K X 18 OTHER FIFO, 5 ns, PQFP80, TQFP-80, FIFO
SN74V293-7GGM	TI	获取价格	8192 】 18, 16384 】 18, 32768 】 18, 65536 】 18
SN74V293-7PZA	TI	获取价格	8192 】 18, 16384 】 18, 32768 】 18, 65536 】 18

与SN74V293相关文章

BSS138LT3G：一款高效能N沟道MOSFET的全面解析
2024-07-04

9
解读EGP10B二极管资料手册：产品特性、参数分析
2024-07-04

9
RT9164AGG手册资料详解：引脚信息、设计指南
2024-07-04

11
2SA1037KPT资料详解：产品特性、电气参数、设计指南
2024-07-04

13

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74V293

SN74V293 数据手册

与SN74V293相关器件

与SN74V293相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74V293

SN74V293 数据手册

与SN74V293相关器件

与SN74V293相关文章

您还可以找

您在本页遇到什么问题？