5秒后页面跳转
SN74LV245ADGSR PDF预览

SN74LV245ADGSR

更新时间: 2024-01-21 17:27:14
品牌 Logo 应用领域
德州仪器 - TI 总线收发器
页数 文件大小 规格书
18页 569K
描述
具有三态输出的八路总线收发器 | DGS | 20 | -40 to 125

SN74LV245ADGSR 技术参数

生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP20,.25针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.82系列:LV/LV-A/LVX/H
JESD-30 代码:R-PDSO-G20长度:6.5 mm
逻辑集成电路类型:BUS TRANSCEIVER位数:4
功能数量:2端口数量:2
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟(tpd):18 ns认证状态:Not Qualified
座面最大高度:1.2 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
宽度:4.4 mm

SN74LV245ADGSR 数据手册

 浏览型号SN74LV245ADGSR的Datasheet PDF文件第1页浏览型号SN74LV245ADGSR的Datasheet PDF文件第3页浏览型号SN74LV245ADGSR的Datasheet PDF文件第4页浏览型号SN74LV245ADGSR的Datasheet PDF文件第5页浏览型号SN74LV245ADGSR的Datasheet PDF文件第6页浏览型号SN74LV245ADGSR的Datasheet PDF文件第7页 
ꢀ ꢁꢂ ꢃꢄꢅꢆ ꢃ ꢂꢇ ꢈ ꢀꢁ ꢉꢃ ꢄꢅ ꢆ ꢃꢂ ꢇ  
ꢊꢋ ꢌꢇ ꢄ ꢍ ꢎꢀ ꢌ ꢏ ꢇꢁ ꢀꢋ ꢐꢑ ꢅ ꢐꢏ ꢀ  
ꢒꢑ ꢌ ꢓ ꢔ ꢕꢀꢌꢇꢌ ꢐ ꢊꢎꢌ ꢖ ꢎꢌꢀ  
SCLS382N − SEPTEMBER 1997 − REVISED APRIL 2005  
description/ordering information (continued)  
The ’LV245A devices are designed for asynchronous communication between data buses. The device  
transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the  
direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so the buses are  
effectively isolated.  
To ensure the high-impedance state during power up or power down, OE should be tied to V  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup  
CC  
These devices are fully specified for partial-power-down applications using I . The I circuitry disables the  
off  
off  
outputs, preventing damaging current backflow through the devices when they are powered down.  
GQN PACKAGE  
(TOP VIEW)  
terminal assignments  
1
2
3
4
1
A1  
2
3
4
A
B
C
D
E
A
B
C
D
E
DIR  
B2  
A4  
B6  
A8  
V
OE  
B1  
B3  
B5  
B7  
CC  
A3  
A2  
B4  
A6  
B8  
A5  
A7  
GND  
FUNCTION TABLE  
INPUTS  
OPERATION  
OE  
L
DIR  
L
B data to A bus  
A data to B bus  
Isolation  
L
H
H
X
logic diagram (positive logic)  
1
2
DIR  
19  
18  
OE  
A1  
B1  
To Seven Other Channels  
Pin numbers shown are for the DB, DGV, DW, FK, J, NS, PW, RGY, and W packages.  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74LV245ADGSR相关器件

型号 品牌 描述 获取价格 数据表
SN74LV245ADGV TI OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格

SN74LV245ADGVR TI OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格

SN74LV245ADGVRE4 TI OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格

SN74LV245ADGVRG4 TI OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格

SN74LV245ADW TI OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格

SN74LV245ADWE4 TI OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格