5秒后页面跳转
SN74AUP1G34DBVR-PDSO-G5 PDF预览

SN74AUP1G34DBVR-PDSO-G5

更新时间: 2024-10-01 22:28:03
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
13页 289K
描述
LOW-POWER SINLE BUFFER GATE

SN74AUP1G34DBVR-PDSO-G5 数据手册

 浏览型号SN74AUP1G34DBVR-PDSO-G5的Datasheet PDF文件第2页浏览型号SN74AUP1G34DBVR-PDSO-G5的Datasheet PDF文件第3页浏览型号SN74AUP1G34DBVR-PDSO-G5的Datasheet PDF文件第4页浏览型号SN74AUP1G34DBVR-PDSO-G5的Datasheet PDF文件第5页浏览型号SN74AUP1G34DBVR-PDSO-G5的Datasheet PDF文件第6页浏览型号SN74AUP1G34DBVR-PDSO-G5的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢉꢃ  
ꢊ ꢋ ꢌꢍꢆꢋ ꢌ ꢎꢏ ꢀꢐ ꢁꢈ ꢊ ꢎ ꢑꢅꢒ ꢒ ꢎ ꢏ ꢈ ꢄꢓꢎ  
SCES603B – AUGUST 2004 – REVISED JUNE 2005  
D
D
D
Available in the Texas Instruments  
NanoStarand NanoFreePackages  
Low Static-Power Consumption;  
D
D
D
D
D
D
Wide Operating V  
Range of 0.8 V to 3.6 V  
CC  
Optimized for 3.3-V Operation  
3.6-V I/O Tolerant to Support Mixed-Mode  
Signal Operation  
I
= 0.9 µA Max  
CC  
Low Dynamic-Power Consumption;  
= 4.1 pF Typ at 3.3 V  
t
= 3.8 ns Max at 3.3 V  
pd  
C
pd  
Suitable for Point-to-Point Applications  
D
Low Input Capacitance; C = 1.5 pF Typ  
i
Low Noise − Overshoot and Undershoot  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
D
<10% of V  
CC  
D
ESD Performance Tested Per JESD 22  
− 2000-V Human-Body Model  
(A114-B, Class II)  
− 200-V Machine Model (A115-A)  
− 1000-V Charged-Device Model (C101)  
D
D
I
Supports Partial-Power-Down Mode  
off  
Operation  
Input Hysteresis Allows Slow Input  
Transition and Better Switching Noise  
Immunity at the Input  
D
ESD Protection Exceeds 5000 V With  
Human-Body Model  
(V  
= 250 mV Typ at 3.3 V)  
hys  
DCK PACKAGE  
(TOP VIEW)  
YEP OR YZP PACKAGE  
(BOTTOM VIEW)  
DBV PACKAGE  
(TOP VIEW)  
DRL PACKAGE  
(TOP VIEW)  
Y
3
2
1
4
5
GND  
NC  
A
V
Y
1
2
3
5
1
2
3
5
NC  
A
V
Y
CC  
CC  
1
2
3
5
4
NC  
A
V
Y
CC  
A
V
DNU  
CC  
4
GND  
4
GND  
DNU – Do not use  
GND  
See mechanical drawings for dimensions.  
description/ordering information  
The AUP family is TI’s premier solution to the industry’s low-power needs in battery-powered portable  
applications. This family ensures a very low static and dynamic power consumption across the entire V range  
CC  
of 0.8 V to 3.6 V resulting in an increased battery life. This product also maintains excellent signal integrity (see  
Figures 1 and 2).  
Switching Characteristics  
at 25 MHz  
Static-Power Consumption  
Dynamic-Power Consumption  
(pF)  
100%  
3.5  
3
(µA)  
100%  
2.5  
2
80%  
60%  
80%  
Input  
Output  
1.5  
1
60%  
40%  
3.3-V  
3.3-V  
†  
Logic  
Logic  
40%  
0.5  
0
20%  
0%  
20%  
0%  
−0.5  
10  
15 20  
Time − ns  
AUP1G08 data at C = 15 pF  
0
5
25  
35 40 45  
AUP  
AUP  
30  
Single, dual, and triple gates  
L
Figure 1. AUP − The Lowest-Power Family  
Figure 2. Excellent Signal Integrity  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar and NanoFree are trademarks of Texas Instruments.  
ꢓꢡ  
Copyright 2005, Texas Instruments Incorporated  
ꢝ ꢡ ꢞ ꢝꢖ ꢗꢫ ꢙꢘ ꢜ ꢤꢤ ꢢꢜ ꢚ ꢜ ꢛ ꢡ ꢝ ꢡ ꢚ ꢞ ꢦ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74AUP1G34DBVR-PDSO-G5相关器件

型号 品牌 获取价格 描述 数据表
SN74AUP1G34DBVT TI

获取价格

LOW-POWER SINLE BUFFER GATE
SN74AUP1G34DBVTE4 TI

获取价格

LOW-POWER SINLE BUFFER GATE
SN74AUP1G34DBVTG4 TI

获取价格

LOW-POWER SINGLE BUFFER GATE
SN74AUP1G34DCKR TI

获取价格

LOW-POWER SINLE BUFFER GATE
SN74AUP1G34DCKRE4 TI

获取价格

LOW-POWER SINLE BUFFER GATE
SN74AUP1G34DCKRG4 TI

获取价格

LOW-POWER SINGLE BUFFER GATE
SN74AUP1G34DCKR-PDSO-G5 TI

获取价格

LOW-POWER SINLE BUFFER GATE
SN74AUP1G34DCKT TI

获取价格

LOW-POWER SINLE BUFFER GATE
SN74AUP1G34DCKTE4 TI

获取价格

LOW-POWER SINLE BUFFER GATE
SN74AUP1G34DCKTG4 TI

获取价格

LOW-POWER SINGLE BUFFER GATE