SN74AS822

更新时间： 2024-09-30 23:03:11

品牌	Logo	应用领域
德州仪器 - TI		触发器输出元件
页数	文件大小	规格书
6页	88K
描述
10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74AS822 数据手册

SN54AS821, SN54AS822, SN74AS821, SN74AS822

10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SDAS230 – D2825, DECEMBER 1983 – REVISED JANUARY 1986

SN54AS821 . . . JT PACKAGE

SN74AS821 . . . DW OR NT PACKAGE

(TOP VIEW)

• Functionally Equivalent to AMD’s AM29821

and AM29822

•

Provides Extra Data Width Necessary for

Wider Address/Data Paths or Buses With

Parity

10Q

Outputs Have Undershoot Protection

Circuitry

•

Powerup High-impedance State

Package Options Include Plastic Small

Outline Packages, Both Plastic and

Ceramic Chip Carriers, and Standard

Plastic and Ceramic 300-mil DIPs

10D

GND

•

Buffered Control Inputs to Reduce DC

Loading Effects

Dependable Texas Instruments Quality and

Reliability

description

These 10-bit flip-flops feature 3-state outputs designed specifically for driving highly-capacitive or relatively

low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports,

bidirectional bus drivers with parity, and working registers.

The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock the Q outputs on

the ’AS821 will be true, and on the ’AS822 will be complementary to the data input.

A buffered output-control input can be used to place the ten outputs in either a normal logic state (high or low

levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines

significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a

bus-organized system without need for interface or pullup components. The output control (OC) does not affect

the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs

are in the high-impedance state.

The SN54AS’ family is characterized for operation over the full military temperature range of –55°C to 125°C.

The SN74AS’ family is characterized for operation from 0°C to 70°C.

SN54AS821 . . . FK PACKAGE

SN74AS821 . . . FN PACKAGE

SN54AS822 . . . JT PACKAGE

SN74AS822 . . . DW OR NT PACKAGE

SN54AS822 . . . FK PACKAGE

SN74AS822 . . . FN PACKAGE

(TOP VIEW)

10Q

CLK

28 27 26

3 2 1 28 27 26

25 3Q

10D

GND

12 13 14 15 16 17 18

NC–No internal connection

5BASIC

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6

中文翻译

下载PDF

与SN74AS822相关器件

型号	品牌	获取价格	描述	数据表
SN74AS822ANT	TI	获取价格	暂无描述
SN74AS822DW	TI	获取价格	10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AS822DW3	TI	获取价格	SN74AS822DW3
SN74AS822DWP3	TI	获取价格	SN74AS822DWP3
SN74AS822FN	TI	获取价格	10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AS822JT4	TI	获取价格	SN74AS822JT4
SN74AS822JTP4	TI	获取价格	SN74AS822JTP4
SN74AS822NT	TI	获取价格	10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AS822NT1	TI	获取价格	IC,FLIP-FLOP,10-BIT,D TYPE,AS-TTL,DIP,24PIN,PLASTIC
SN74AS822NT3	ROCHESTER	获取价格	AS SERIES, 10-BIT DRIVER, INVERTED OUTPUT, PDIP24

与SN74AS822相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

31
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

27
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

26
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

37

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AS822

SN74AS822 数据手册

与SN74AS822相关器件

与SN74AS822相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AS822

SN74AS822 数据手册

与SN74AS822相关器件

与SN74AS822相关文章

您还可以找

您在本页遇到什么问题？