5秒后页面跳转
SN74AS1821 PDF预览

SN74AS1821

更新时间: 2024-10-01 12:22:31
品牌 Logo 应用领域
德州仪器 - TI 触发器输出元件
页数 文件大小 规格书
5页 55K
描述
10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN74AS1821 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP,针数:24
Reach Compliance Code:unknown风险等级:5.84
系列:ASJESD-30 代码:R-GDIP-T24
长度:32.004 mm逻辑集成电路类型:BUS DRIVER
位数:10功能数量:1
端口数量:2端子数量:24
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
传播延迟(tpd):10.5 ns认证状态:Not Qualified
座面最大高度:5.08 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO温度等级:COMMERCIAL
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL宽度:7.62 mm
Base Number Matches:1

SN74AS1821 数据手册

 浏览型号SN74AS1821的Datasheet PDF文件第2页浏览型号SN74AS1821的Datasheet PDF文件第3页浏览型号SN74AS1821的Datasheet PDF文件第4页浏览型号SN74AS1821的Datasheet PDF文件第5页 
ꢀꢁ ꢂꢃ ꢄꢀ ꢅꢆ ꢇꢅ  
ꢅ ꢈ ꢉꢊꢋ ꢌ ꢊꢍꢀ ꢋꢁ ꢌꢎ ꢏꢐꢄꢑꢎ ꢐ ꢒꢋ ꢓꢉꢐ ꢒ ꢔ ꢓꢀ ꢕ ꢋꢌ ꢖ ꢗ ꢉꢀꢌꢄꢌ ꢎ ꢔ ꢍꢌ ꢓ ꢍꢌꢀ  
SDAS131 − APRIL 1987  
NT PACKAGE  
(TOP VIEW)  
Center V  
and GND Configuration Provides  
Minimum Lead Inductance in High Current  
Switching Applications  
CC  
5Q  
4Q  
3Q  
2Q  
1Q  
6Q  
7Q  
8Q  
9Q  
10Q  
CLK  
GND  
10D  
9D  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
Provides Extra Data Width Necessary for Wider  
2
Address/Data Paths or Buses with Parity  
3
Outputs Have Undershoot Protection Circuitry  
Power-Up High-Impedance State  
4
5
V
6
CC  
Package Options include Plastic DIPS. Use the  
’AS821 for Plastic and Ceramic Chip Carriers  
and “Small Outline” Package Options.  
OC  
7
1D  
2D  
3D  
4D  
5D  
8
9
Buffered Control inputs to Reduce DC Loading  
8D  
7D  
6D  
10  
11  
12  
Effects  
description  
This 10-bit flip-flop device features three-state  
outputs designed specifically for driving highly  
capacitive or relatively low-impedance loads. It is  
particularly suitable for implementing wider buffer  
registers, I/O ports, bidirectional bus drivers with  
parity, and working registers. The ten flip-flops are  
edge-triggered D-type flip-flops. On the positive  
transition of the clock, the Q outputs on the  
’AS1821 will be true.  
FUNCTION TABLE  
(each flip-flop)  
OUTPUT  
INPUTS  
OC CLK  
D
H
L
Q
H
L
L
L
X
L
L
X
X
Q
O
Z
H
A buffered output-control input can be used to  
place the ten outputs in either a normal logic state  
(high or low levels) or a high-impedance state. In  
the high-impedance state the outputs neither load  
logic symbol  
(7)  
OC  
EN  
C1  
nor drive the bus lines significantly.  
The  
(19)  
CLK  
high-impedance state and increased drive provide  
the capability to drive the bus lines in a  
bus-organized system without need for interface  
or pull-up components. The output control (OC)  
does not affect the internal operation of the  
flipflops. Old data can be retained or new data can  
be entered while the outputs are in the  
high-impedance state.  
(8)  
1D  
(5)  
1Q  
1D  
(9)  
(4)  
2D  
2Q  
(10)  
3D  
(3)  
3Q  
(11)  
4D  
(2)  
4Q  
(12)  
5D  
(1)  
5Q  
(13)  
6D  
(24)  
6Q  
(14)  
7D  
(23)  
7Q  
The SN74AS1821 is characterized for operation  
from 0°C to 70°C.  
(15)  
8D  
(22)  
8Q  
(16)  
9D  
(21)  
9Q  
(17)  
10D  
(20)  
10Q  
This symbol is in accordance with ANSI/IEEE Std 91-1984 and  
IEC Publication 617-12.  
Copyright 1987, Texas Instruments Incorporated  
ꢓꢏ ꢔ ꢘꢍ ꢑ ꢌꢋ ꢔꢁ ꢘ ꢄꢌꢄ ꢙꢚ ꢛ ꢜꢝ ꢞ ꢟꢠ ꢙꢜꢚ ꢙꢡ ꢢꢣ ꢝ ꢝ ꢤꢚꢠ ꢟꢡ ꢜꢛ ꢥꢣꢦ ꢧꢙꢢ ꢟꢠ ꢙꢜꢚ ꢨꢟ ꢠꢤ ꢩ ꢓꢝ ꢜꢨꢣ ꢢꢠ ꢡ  
ꢢ ꢜꢚ ꢛꢜ ꢝ ꢞ ꢠ ꢜ ꢡ ꢥꢤ ꢢ ꢙ ꢛꢙ ꢢ ꢟ ꢠ ꢙꢜ ꢚꢡ ꢥꢤ ꢝ ꢠꢪ ꢤ ꢠꢤ ꢝ ꢞꢡ ꢜꢛ ꢌꢤꢫ ꢟ ꢡ ꢋꢚꢡ ꢠꢝ ꢣꢞ ꢤꢚꢠ ꢡ ꢡꢠ ꢟꢚ ꢨꢟꢝ ꢨ  
ꢬ ꢟ ꢝꢝ ꢟ ꢚ ꢠꢭꢩ ꢓꢝ ꢜ ꢨꢣꢢ ꢠ ꢙ ꢜꢚ ꢥꢝ ꢜ ꢢ ꢤ ꢡꢡ ꢙꢚꢮ ꢨꢜꢤ ꢡ ꢚꢜꢠ ꢚꢤ ꢢꢤ ꢡꢡ ꢟꢝ ꢙꢧ ꢭ ꢙꢚꢢ ꢧꢣꢨ ꢤ ꢠꢤ ꢡꢠ ꢙꢚꢮ ꢜꢛ ꢟꢧ ꢧ  
ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
1

与SN74AS1821相关器件

型号 品牌 获取价格 描述 数据表
SN74AS182FN-00 TI

获取价格

AS SERIES, 4-BIT LOOK-AHEAD CARRY GENERATOR, PQCC20
SN74AS1832 TI

获取价格

HEX 2-INPUT OR DRIVER
SN74AS1832D TI

获取价格

AS SERIES, HEX 2-INPUT OR GATE, PDSO20, PLASTIC, SO-20
SN74AS1832DR TI

获取价格

AS SERIES, HEX 2-INPUT OR GATE, PDSO20, PLASTIC, SO-20
SN74AS1832DWR TI

获取价格

AS SERIES, HEX 2-INPUT OR GATE, PDSO20
SN74AS1832N ROCHESTER

获取价格

AS SERIES, HEX 2-INPUT OR GATE, PDIP20, 0.300 INCH, PLASTIC, DIP-20
SN74AS1832N TI

获取价格

AS SERIES, HEX 2-INPUT OR GATE, PDIP20, 0.300 INCH, PLASTIC, DIP-20
SN74AS1832NP3 TI

获取价格

SN74AS1832NP3
SN74AS1843 TI

获取价格

9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AS1843NT TI

获取价格

9-Bit Bus Interface D-Type Latches With 3-State Outputs 24-PDIP 0 to 70