SN74AS194

更新时间： 2024-09-30 23:03:11

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
8页	126K
描述
SN54AS181B SN74AS181A

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74AS194 数据手册

SN54AS194, SN74AS194

4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

SDAS212A – DECEMBER 1983 – REVISED DECEMBER 1994

SN54AS194 . . . J PACKAGE

SN74AS194 . . . D OR N PACKAGE

(TOP VIEW)

• Parallel-to-Serial, Serial-to-Parallel

Conversions

• Left or Right Shifts

• Parallel Synchronous Loading

• Direct Overriding Clear

• Temporary Data-Latching Capability

• Package Options Include Plastic

Small-Outline Packages (D), Ceramic Chip

Carriers (FK), and Standard Plastic (N) and

Ceramic (J) 300-mil DIPs

CLR

SR SER

CLK

SL SER

GND

description

SN54AS194 . . . FK PACKAGE

(TOP VIEW)

These 4-bit bidirectional universal shift registers

feature parallel outputs, right-shift and left-shift

serial (SR SER, SL SER) inputs, operating-

mode-control (S0, S1) inputs, and a direct

overriding clear (CLR) line. The registers have

four distinct modes of operation:

1 20 19

•

Inhibit clock (temporary data latch/do nothing)

Shift right (in the direction Q toward Q )

Shift left (in the direction Q toward Q )

CLK

9 10 11 12 13

Parallel (broadside) load

Parallel synchronous loading is accomplished by

applying the four bits of data and taking both S0

and S1 high. The data is loaded into the

associated flip-flops and appears at the outputs

after the positive transition of the clock (CLK)

input. During loading, serial data flow is inhibited.

NC – No internal connection

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low.

Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left

synchronously and new data is entered at the shift-left serial inputs. Clocking of the flip-flop is inhibited when

both mode-control inputs are low.

The SN54AS194 is characterized for operation over the full military temperature range of –55°C to 125°C. The

SN74AS194 is characterized for operation from 0°C to 70°C.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7 8

中文翻译

下载PDF

与SN74AS194相关器件

型号	品牌	获取价格	描述	数据表
SN74AS194D	TI	获取价格	SN54AS181B SN74AS181A
SN74AS194DP3	TI	获取价格	IC IC,SHIFT REGISTER,AS-TTL,SOP,16PIN,PLASTIC, Shift Register
SN74AS194DR	TI	获取价格	4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS
SN74AS194DRE4	TI	获取价格	4-Bit Bidirectional Universal Shift Registers 16-SOIC 0 to 70
SN74AS194DRG4	TI	获取价格	AS SERIES, 4-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO1
SN74AS194FN	TI	获取价格	IC,SHIFT REGISTER,AS-TTL,LDCC,20PIN,PLASTIC
SN74AS194FN-00	TI	获取价格	AS SERIES, 4-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PQCC2
SN74AS194FN3	TI	获取价格	IC IC,SHIFT REGISTER,AS-TTL,LDCC,20PIN,PLASTIC, Shift Register
SN74AS194J	TI	获取价格	IC IC,SHIFT REGISTER,AS-TTL,DIP,16PIN,CERAMIC, Shift Register
SN74AS194J4	TI	获取价格	IC IC,SHIFT REGISTER,AS-TTL,DIP,16PIN,CERAMIC, Shift Register

与SN74AS194相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

34
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

28
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

27
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

38

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AS194

SN74AS194 数据手册

与SN74AS194相关器件

与SN74AS194相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AS194

SN74AS194 数据手册

与SN74AS194相关器件

与SN74AS194相关文章

您还可以找

您在本页遇到什么问题？