5秒后页面跳转
SN74AHCT126-Q1 PDF预览

SN74AHCT126-Q1

更新时间: 2024-09-30 12:22:47
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
10页 263K
描述
QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SN74AHCT126-Q1 数据手册

 浏览型号SN74AHCT126-Q1的Datasheet PDF文件第2页浏览型号SN74AHCT126-Q1的Datasheet PDF文件第3页浏览型号SN74AHCT126-Q1的Datasheet PDF文件第4页浏览型号SN74AHCT126-Q1的Datasheet PDF文件第5页浏览型号SN74AHCT126-Q1的Datasheet PDF文件第6页浏览型号SN74AHCT126-Q1的Datasheet PDF文件第7页 
SN74AHCT126-Q1  
QUADRUPLE BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
SCLS506B − JUNE 2003 − REVISED FEBRUARY 2008  
D OR PW PACKAGE  
(TOP VIEW)  
D
D
Qualified for Automotive Applications  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
1OE  
1A  
1Y  
2OE  
2A  
2Y  
1
2
3
4
5
6
7
VCC  
13 4OE  
14  
D
Inputs Are TTL-Voltage Compatible  
12  
11  
10  
9
4A  
4Y  
3OE  
3A  
description  
The SN74AHCT126 device is a quadruple bus buffer  
8
GND  
3Y  
gate featuring independent line drivers with 3-state  
outputs. Each output is disabled when the associated  
output-enable (OE) input is low. When OE is high, the  
respective gate passes the data from the A input to  
its Y output.  
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a  
pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the  
driver.  
{
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
T
A
PACKAGE  
SOIC − D  
Tape and reel  
Tape and reel  
SN74AHCT126QDRQ1  
SN74AHCT126QPWRQ1  
AHCT126Q  
HB126Q  
−40°C to 125°C  
TSSOP − PW  
For the most current package and ordering information, see the Package Option Addendum at the end of this  
document, or see the TI web site at http://www.ti.com.  
Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.  
FUNCTION TABLE  
(each buffer)  
INPUTS  
OUTPUT  
Y
OE  
A
H
L
H
H
L
H
L
X
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2008, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74AHCT126-Q1 替代型号

型号 品牌 替代类型 描述 数据表
SN74AHCT126-EP TI

功能相似

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHCT126 TI

功能相似

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHCT126 TI

功能相似

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

与SN74AHCT126-Q1相关器件

型号 品牌 获取价格 描述 数据表
SN74AHCT126QDREP TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHCT126QDRG4Q1 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHCT126QDRQ1 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHCT126QPWREP TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHCT126QPWRQ1 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHCT132 TI

获取价格

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN74AHCT132D TI

获取价格

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN74AHCT132DB TI

获取价格

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN74AHCT132DBLE TI

获取价格

AHCT/VHCT SERIES, QUAD 2-INPUT NAND GATE, PDSO14, PLASTIC, SSOP-14
SN74AHCT132DBR TI

获取价格

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS