5秒后页面跳转
捷配首页

Datasheet > SN74ABT377APWLE
SN74ABT377APWLE PDF预览

SN74ABT377APWLE

更新时间： 2024-09-21 15:52:03
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER 信息通信管理光电二极管逻辑集成电路触发器
页数 文件大小 规格书
21页 1093K
描述
D Flip-Flop, ABT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, BICMOS, PDSO20, TSSOP-20

阅读下载

中文翻译

获取价格

SN74ABT377APWLE 技术参数

生命周期：Contact Manufacturer包装说明：TSSOP,
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.69其他特性：WITH HOLD MODE
系列：ABTJESD-30 代码：R-PDSO-G20
长度：6.5 mm逻辑集成电路类型：D FLIP-FLOP
位数：8功能数量：1
端子数量：20最高工作温度：85 °C
最低工作温度：-40 °C输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟（tpd）：7.3 ns座面最大高度：1.2 mm
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：BICMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL触发器类型：POSITIVE EDGE
宽度：4.4 mm最小 fmax：150 MHz
Base Number Matches：1

SN74ABT377APWLE 数据手册

 浏览型号SN74ABT377APWLE的Datasheet PDF文件第2页浏览型号SN74ABT377APWLE的Datasheet PDF文件第3页浏览型号SN74ABT377APWLE的Datasheet PDF文件第4页浏览型号SN74ABT377APWLE的Datasheet PDF文件第5页浏览型号SN74ABT377APWLE的Datasheet PDF文件第6页浏览型号SN74ABT377APWLE的Datasheet PDF文件第7页 
SN54ABT377, SN74ABT377A  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH CLOCK ENABLE  
SCBS156E – FEBRUARY 1991 – REVISED JANUARY 1997  
SN54ABT377 . . . J OR W PACKAGE  
SN74ABT377A . . . DB, DW, N, OR PW PACKAGE  
(TOP VIEW)  
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
Latch-Up Performance Exceeds 500 mA Per  
JEDEC Standard JESD-17  
CLKEN  
1Q  
V
CC  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
Typical V  
(Output Ground Bounce) < 1 V  
8Q  
8D  
7D  
OLP  
at V  
= 5 V, T = 25°C  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
GND  
CC  
A
High-Drive Outputs (–32-mA I , 64-mA I  
OH  
)
OL  
16 7Q  
15 6Q  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
14  
13  
12  
11  
6D  
5D  
5Q  
CLK  
Package Options Include Plastic  
Small-Outline (DW), Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
Packages, Ceramic Chip Carriers (FK),  
Plastic (N) and Ceramic (J) DIPs, and  
Ceramic Flat (W) Package  
SN54ABT377 . . . FK PACKAGE  
(TOP VIEW)  
description  
These 8-bit positive-edge-triggered D-type  
flip-flops with a clock (CLK) input are particularly  
suitable for implementing buffer and storage  
registers, shift registers, and pattern generators.  
3
2
1
20 19  
18  
2D  
2Q  
3Q  
3D  
4D  
8D  
7D  
7Q  
6Q  
4
5
6
7
8
17  
16  
15  
Data (D) input information that meets the setup  
time requirements is transferred to the Q outputs  
on the positive-going edge of the clock pulse if the  
common clock-enable (CLKEN) input is low.  
Clock triggering occurs at a particular voltage  
level and is not directly related to the transition  
time of the positive-going pulse. When the  
buffered clock (CLK) input is at either the high or  
low level, the D-input signal has no effect at the  
output. The circuits are designed to prevent false  
clocking by transitions at CLKEN.  
14 6D  
9 10 11 12 13  
The SN54ABT377 is characterized for operation over the full military temperature range of –55°C to 125°C. The  
SN74ABT377A is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUT  
Q
CLKEN CLK  
D
X
H
L
H
L
X
Q
0
↑
↑
H
L
L
X
H or L  
X
Q
0
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC-ΙΙB is a trademark of Texas Instruments Incorporated.  
Copyright 1997, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...21

中文翻译

下载PDF

与SN74ABT377APWLE相关器件

型号 品牌 获取价格 描述 数据表
SN74ABT377APWR TI

获取价格

 		Octal Edge-Triggered D-Type Flip-Flops With Clock Enable 20-TSSOP -40 to 85
SN74ABT377APWRG4 TI

获取价格

 		ABT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, TSSO
SN74ABT377DB TI

获取价格

 		ABT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20
SN74ABT377DBLE TI

获取价格

 		OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
SN74ABT377DW TI

获取价格

 		OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
SN74ABT377DWR TI

获取价格

 		OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
SN74ABT377N TI

获取价格

 		OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
SN74ABT533 TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ABT533A TI

获取价格

 		具有三态输出的八路透明 D 型锁存器
SN74ABT533ADBE4 TI

获取价格

 		ABT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, PLASTIC, SSOP-20

与SN74ABT377APWLE相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证