5秒后页面跳转
SN54LS375JD PDF预览

SN54LS375JD

更新时间: 2024-09-27 13:01:51
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA /
页数 文件大小 规格书
5页 167K
描述
LS SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDIP16, CERAMIC, DIP-16

SN54LS375JD 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP,针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.2Is Samacsys:N
系列:LSJESD-30 代码:R-GDIP-T16
长度:19.3 mm负载电容(CL):15 pF
逻辑集成电路类型:D LATCH位数:2
功能数量:2端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE最大电源电流(ICC):12 mA
传播延迟(tpd):25 ns认证状态:Not Qualified
座面最大高度:4.19 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:MILITARY端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
触发器类型:HIGH LEVEL宽度:7.62 mm
Base Number Matches:1

SN54LS375JD 数据手册

 浏览型号SN54LS375JD的Datasheet PDF文件第2页浏览型号SN54LS375JD的Datasheet PDF文件第3页浏览型号SN54LS375JD的Datasheet PDF文件第4页浏览型号SN54LS375JD的Datasheet PDF文件第5页 
SN54/74LS375  
4-BIT D LATCH  
The SN54/74LS375 is a 4-Bit D-Type Latch for use as temporary storage  
for binary information between processing limits and input/output or indicator  
units. When the Enable (E) is HIGH, information present at the D input will be  
transferred to the Q output and, if E is HIGH, the Q output will follow the input.  
WhenEgoesLOW, theinformationpresentattheDinputpriortoitssetuptime  
will be retained at the Q outputs.  
4-BIT D LATCH  
LOW POWER SCHOTTKY  
CONNECTION DIAGRAM DIP (TOP VIEW)  
NOTE:  
J SUFFIX  
CERAMIC  
CASE 620-09  
The Flatpak version  
has the same pinouts  
(Connection Diagram) as  
the Dual In-Line Package.  
16  
1
N SUFFIX  
PLASTIC  
CASE 648-08  
16  
1
TRUTH TABLE  
NOTES:  
(Each latch)  
t
= bit time before enable  
n
t
t
n+1  
D SUFFIX  
SOIC  
CASE 751B-03  
n
negative-going transition.  
= bit time after enable  
t
n+1  
negative-going transition.  
D
H
L
Q
H
L
16  
1
PIN NAMES  
LOADING (Note a)  
ORDERING INFORMATION  
HIGH  
LOW  
SN54LSXXXJ  
SN74LSXXXN Plastic  
SN74LSXXXD SOIC  
Ceramic  
D D  
0.5 U.L.  
2.0 U.L.  
2.0 U.L.  
10 U.L.  
10 U.L.  
0.25 U.L.  
1.0 U.L.  
1.0 U.L.  
5 (2.5) U.L.  
5 (2.5) U.L.  
Data Inputs  
1
4
E
0–1  
E
2–3  
Enable Input Latches 0, 1  
Enable Input Latches 2, 3  
Latch Outputs (Note b)  
Complimentary Latch Outputs (Note b)  
Q Q  
1
4
4
Q Q  
1
NOTES:  
LOGIC SYMBOL  
a) 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.  
b) The Output LOW drive factor is 25 U.L. for Military (54) and 5 U.L. for Commercial (74)  
Temperature Ranges.  
LOGIC DIAGRAM  
FAST AND LS TTL DATA  
5-528  

与SN54LS375JD相关器件

型号 品牌 获取价格 描述 数据表
SN54LS375W TI

获取价格

4-BIT BISTABLE LATCHES
SN54LS375W-00 TI

获取价格

LS SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, FP-16
SN54LS377 MOTOROLA

获取价格

OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE
SN54LS377 TI

获取价格

OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE
SN54LS377_07 TI

获取价格

OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE
SN54LS377_16 TI

获取价格

OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS
SN54LS377FK TI

获取价格

OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE
SN54LS377J TI

获取价格

OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE
SN54LS377J MOTOROLA

获取价格

OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE
SN54LS377J-00 TI

获取价格

LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP20