5秒后页面跳转
SN54LS379JD PDF预览

SN54LS379JD

更新时间: 2024-09-27 13:01:07
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器锁存器逻辑集成电路
页数 文件大小 规格书
7页 253K
描述
D Flip-Flop, LS Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, TTL, CDIP16, CERAMIC, DIP-16

SN54LS379JD 技术参数

生命周期:Obsolete包装说明:DIP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.68其他特性:WITH HOLD MODE
系列:LSJESD-30 代码:R-GDIP-T16
长度:19.3 mm负载电容(CL):15 pF
逻辑集成电路类型:D FLIP-FLOP位数:4
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE最大电源电流(ICC):15 mA
传播延迟(tpd):27 ns认证状态:Not Qualified
座面最大高度:4.19 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:MILITARY端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
触发器类型:POSITIVE EDGE宽度:7.62 mm
最小 fmax:30 MHzBase Number Matches:1

SN54LS379JD 数据手册

 浏览型号SN54LS379JD的Datasheet PDF文件第2页浏览型号SN54LS379JD的Datasheet PDF文件第3页浏览型号SN54LS379JD的Datasheet PDF文件第4页浏览型号SN54LS379JD的Datasheet PDF文件第5页浏览型号SN54LS379JD的Datasheet PDF文件第6页浏览型号SN54LS379JD的Datasheet PDF文件第7页 
SN54/74LS377  
SN54/74LS378  
SN54/74LS379  
OCTAL D FLIP-FLOP WITH ENABLE;  
HEX D FLIP-FLOP WITH ENABLE;  
4-BIT D FLIP-FLOP WITH ENABLE  
OCTAL D FLIP-FLOP WITH  
ENABLE; HEX D FLIP-FLOP  
WITH ENABLE; 4-BIT D FLIP-FLOP  
WITH ENABLE  
The SN54/74LS377 is an 8-bit register built using advanced Low Power  
Schottky technology. This register consists of eight D-type flip-flops with a  
buffered common clock and a buffered common clock enable.  
The SN54/74LS378 is a 6-Bit Register with a buffered common enable.  
This device is similar to the SN54/74LS174, but with common Enable rather  
than common Master Reset.  
LOW POWER SCHOTTKY  
The SN54/74LS379 is a 4-Bit Register with buffered common Enable. This  
device is similar to the SN54/74LS175 but features the common Enable  
rather then common Master Reset.  
J SUFFIX  
CERAMIC  
8-Bit High Speed Parallel Registers  
CASE 732-03  
Positive Edge-Triggered D-Type Flip Flops  
Fully Buffered Common Clock and Enable Inputs  
True and Complement Outputs  
20  
1
Input Clamp Diodes Limit High Speed Termination Effects  
N SUFFIX  
PLASTIC  
CASE 738-03  
PIN NAMES  
LOADING (Note a)  
20  
1
HIGH  
LOW  
E
Enable (Active LOW) Input  
Data Inputs  
Clock (Active HIGH Going Edge) Input  
True Outputs (Note b)  
0.5 U.L.  
0.5 U.L.  
0.5 U.L.  
10 U.L.  
10 U.L.  
0.25 U.L.  
0.25 U.L.  
0.25 U.L.  
5 (2.5) U.L.  
5 (2.5) U.L.  
D D  
CP  
Q Q  
Q Q  
0
3
DW SUFFIX  
SOIC  
CASE 751D-03  
20  
0
0
3
3
1
Complemented Outputs (Note b)  
NOTES:  
a) 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.  
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial  
(74) Temperature Ranges.  
J SUFFIX  
CERAMIC  
CASE 620-09  
16  
1
N SUFFIX  
PLASTIC  
CASE 648-08  
16  
1
D SUFFIX  
SOIC  
CASE 751B-03  
16  
1
ORDERING INFORMATION  
SN54LSXXXJ  
Ceramic  
SN74LSXXXN Plastic  
SN74LSXXXDW SOIC  
SN74LSXXXD SOIC  
FAST AND LS TTL DATA  
5-533  

与SN54LS379JD相关器件

型号 品牌 获取价格 描述 数据表
SN54LS379W TI

获取价格

OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE
SN54LS379W-10 TI

获取价格

LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16
SN54LS37FK TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS
SN54LS37J TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS
SN54LS37J MOTOROLA

获取价格

QUAD 2-INPUT NAND BUFFER
SN54LS37JD MOTOROLA

获取价格

暂无描述
SN54LS37W TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS
SN54LS38 MOTOROLA

获取价格

QUAD 2-INPUT NAND BUFFER
SN54LS38 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS
SN54LS381A TI

获取价格

ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS