5秒后页面跳转
SN54ALS74A_07 PDF预览

SN54ALS74A_07

更新时间: 2024-09-27 05:18:19
品牌 Logo 应用领域
德州仪器 - TI 触发器
页数 文件大小 规格书
18页 562K
描述
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54ALS74A_07 数据手册

 浏览型号SN54ALS74A_07的Datasheet PDF文件第2页浏览型号SN54ALS74A_07的Datasheet PDF文件第3页浏览型号SN54ALS74A_07的Datasheet PDF文件第4页浏览型号SN54ALS74A_07的Datasheet PDF文件第5页浏览型号SN54ALS74A_07的Datasheet PDF文件第6页浏览型号SN54ALS74A_07的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄꢅ ꢀ ꢆꢃ ꢄꢇ ꢈ ꢀꢁꢂ ꢃ ꢄꢀꢆ ꢃ ꢄ ꢇꢈꢀ ꢁꢆ ꢃ ꢄꢅ ꢀꢆ ꢃ ꢄ ꢇꢈ ꢀꢁ ꢆꢃ ꢄꢀ ꢆꢃꢄ  
ꢉ ꢊꢄꢅꢈꢋ ꢌ ꢀꢍꢎ ꢍꢏ ꢐꢑꢐꢉ ꢒꢐ ꢑꢎ ꢓꢍꢒ ꢒ ꢐꢓꢐ ꢉꢈꢉ ꢑꢎ ꢔꢋꢐ ꢈꢕ ꢅꢍ ꢋ ꢑ ꢕꢅꢌ ꢋ ꢀ  
ꢖ ꢍꢎ ꢗꢈ ꢘꢅꢐ ꢄꢓꢈꢄꢁꢉꢈ ꢋ ꢓꢐ ꢀ ꢐꢎ  
SDAS143C − APRIL 1982 − REVISED AUGUST 1995  
SN54ALS74A, SN54AS74A . . . J PACKAGE  
SN74ALS74A, SN74AS74A . . . D OR N PACKAGE  
(TOP VIEW)  
Package Options Include Plastic  
Small-Outline (D) Packages, Ceramic Chip  
Carriers (FK), and Standard Plastic (N) and  
Ceramic (J) 300-mil DIPs  
1CLR  
1D  
1CLK  
1PRE  
1Q  
V
CC  
2CLR  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
TYPICAL MAXIMUM  
CLOCK FREQUENCY  
TYPICAL POWER  
2D  
DISSIPATION  
PER FLIP-FLOP  
(mW)  
TYPE  
2CLK  
2PRE  
2Q  
(C = 50 pF)  
L
(MHz)  
50  
1Q  
GND  
ALS74A  
AS74A  
6
2Q  
8
134  
26  
description  
SN54ALS74A, SN54AS74A . . . FK PACKAGE  
(TOP VIEW)  
These devices contain two independent  
positive-edge-triggered D-type flip-flops. A low  
level at the preset (PRE) or clear (CLR) inputs sets  
or resets the outputs regardless of the levels of the  
other inputs. When PRE and CLR are inactive  
(high), data at the data (D) input meeting the  
setup-time requirements are transferred to the  
outputs on the positive-going edge of the clock  
(CLK) pulse. Clock triggering occurs at a voltage  
level and is not directly related to the rise time of  
CLK. Following the hold-time interval, data at the  
D input can be changed without affecting the  
levels at the outputs.  
3
2
1
20 19  
18  
1CLK  
NC  
2D  
17 NC  
4
5
6
7
8
16  
15  
14  
1PRE  
NC  
2CLK  
NC  
1Q  
2PRE  
9 10 11 12 13  
NC − No internal connection  
The SN54ALS74A and SN54AS74A are  
characterized for operation over the full military  
temperature range of 55°C to 125°C. The  
SN74ALS74A and SN74AS74A are characterized  
for operation from 0°C to 70°C.  
FUNCTION TABLE  
INPUTS  
OUTPUTS  
PRE  
L
CLR  
CLK  
X
D
X
X
X
H
L
Q
H
L
Q
L
H
L
H
X
H
H
L
L
X
H
H
H
H
H
H
L
L
H
H
H
L
X
Q
Q
0
0
The output levels in this configuration are not  
specified to meet the minimum levels for V if the  
OH  
lows at PRE and CLR are near V maximum.  
IL  
Furthermore, this configuration is nonstable; that  
is, it does not persist when PRE or CLR returns to  
its inactive (high) level.  
ꢎꢤ  
Copyright 1995, Texas Instruments Incorporated  
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

与SN54ALS74A_07相关器件

型号 品牌 获取价格 描述 数据表
SN54ALS74A_08 TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54ALS74A_15 TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54ALS74AFH TI

获取价格

IC,FLIP-FLOP,DUAL,D TYPE,ALS-TTL,LLCC,20PIN,CERAMIC
SN54ALS74AFK TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54ALS74AJ TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54ALS74FH TI

获取价格

IC,FLIP-FLOP,DUAL,D TYPE,ALS-TTL,LLCC,20PIN,CERAMIC
SN54ALS74J TI

获取价格

IC,FLIP-FLOP,DUAL,D TYPE,ALS-TTL,DIP,14PIN,CERAMIC
SN54ALS756FK ROCHESTER

获取价格

Bus Driver, ALS Series, 2-Func, 4-Bit, Inverted Output, TTL, CQCC20
SN54ALS757J TI

获取价格

IC,BUFFER/DRIVER,DUAL,4-BIT,ALS-TTL,DIP,20PIN,CERAMIC
SN54ALS758FK TI

获取价格

ALS SERIES, 4-BIT TRANSCEIVER, INVERTED OUTPUT, CQCC20