5秒后页面跳转
捷配首页

Datasheet > SN54ALS29823JT
SN54ALS29823JT PDF预览

SN54ALS29823JT

更新时间： 2024-11-25 22:50:27
品牌 Logo 应用领域
德州仪器 - TI 触发器输出元件
页数 文件大小 规格书
7页 112K
描述
9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN54ALS29823JT 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：DIP包装说明：DIP, DIP24,.3
针数：24Reach Compliance Code：not_compliant
ECCN代码：3A001.A.2.CHTS代码：8542.39.00.01
风险等级：5.76其他特性：WITH CLEAR AND CLOCK ENABLE
系列：ALSJESD-30 代码：R-GDIP-T24
长度：32.005 mm负载电容（CL）：300 pF
逻辑集成电路类型：BUS DRIVER位数：9
功能数量：1端口数量：2
端子数量：24最高工作温度：125 °C
最低工作温度：-55 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：CERAMIC, GLASS-SEALED
封装代码：DIP封装等效代码：DIP24,.3
封装形状：RECTANGULAR封装形式：IN-LINE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
最大电源电流（ICC）：115 mA传播延迟（tpd）：21 ns
认证状态：Not Qualified座面最大高度：5.08 mm
子类别：FF/Latches最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：NO技术：TTL
温度等级：MILITARY端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED触发器类型：POSITIVE EDGE
宽度：7.62 mmBase Number Matches：1

SN54ALS29823JT 数据手册

 浏览型号SN54ALS29823JT的Datasheet PDF文件第2页浏览型号SN54ALS29823JT的Datasheet PDF文件第3页浏览型号SN54ALS29823JT的Datasheet PDF文件第4页浏览型号SN54ALS29823JT的Datasheet PDF文件第5页浏览型号SN54ALS29823JT的Datasheet PDF文件第6页浏览型号SN54ALS29823JT的Datasheet PDF文件第7页 
SN54ALS29823, SN74ALS29823  
9-BIT BUS-INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SDAS146B – JANUARY 1986 – REVISED JANUARY 1995  
SN54ALS29823 . . . JT PACKAGE  
SN74ALS29823 . . . DW OR NT PACKAGE  
(TOP VIEW)  
• Functionally Equivalent to AMD’s AM29823  
• Provide Extra Data Width Necessary for  
Wider Address/Data Paths or Buses With  
Parity  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
1
2
3
4
5
6
7
8
9
24  
• Outputs Have Undershoot-Protection  
23 1Q  
22 2Q  
21 3Q  
20 4Q  
19 5Q  
18 6Q  
17 7Q  
16 8Q  
15 9Q  
14 CLKEN  
13 CLK  
Circuitry  
• Power-Up High-Impedance State  
• Buffered Control Inputs Reduce dc Loading  
Effects  
• Package Options Include Plastic  
Small-Outline (DW) Packages and Standard  
Plastic (NT) and Ceramic (JT) 300-mil DIPs  
9D 10  
CLR 11  
GND 12  
description  
These 9-bit flip-flops feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O  
ports, bidirectional bus drivers, parity bus interfacing, and working registers.  
With the clock-enable (CLKEN) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high  
transitions of the clock (CLK) input. Taking CLKEN high disables the clock buffer, latching the outputs. The  
′ALS29823 have noninverting data (D) inputs. Taking the clear (CLR) input low causes the nine Q outputs to  
go low independently of the clock.  
Abufferedoutput-enable(OE)inputplacesthenineoutputsineitheranormallogicstate(highorlowlogiclevels)  
or a high-impedance state. The outputs also are in the high-impedance state during power-up and power-down  
conditions. The outputs remain in the high-impedance state while the device is powered down. In the  
high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state  
and increased drive provide the capability to drive bus lines without interface or pullup components.  
OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
The SN54ALS29823 is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74ALS29823 is characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUT  
Q
OE  
L
CLR CLKEN CLK  
D
X
H
L
L
H
H
H
X
X
L
X
↑
L
H
L
L
L
L
↑
L
H
X
X
X
X
X
Q
0
H
Z
Copyright 1995, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567

中文翻译

下载PDF

与SN54ALS29823JT相关器件

型号 品牌 获取价格 描述 数据表
SN54ALS29824FK ROCHESTER

获取价格

 		ALS SERIES, 9-BIT DRIVER, INVERTED OUTPUT, CQCC28
SN54ALS29824JT ROCHESTER

获取价格

 		ALS SERIES, 9-BIT DRIVER, INVERTED OUTPUT, CDIP24
SN54ALS29825FK ROCHESTER

获取价格

 		ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, CQCC28
SN54ALS29825JT ROCHESTER

获取价格

 		ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP24, 0.300 INCH, CERAMIC, DIP-24
SN54ALS29826JT ROCHESTER

获取价格

 		ALS SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP24
SN54ALS299 TI

获取价格

 		8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS
SN54ALS299_16 TI

获取价格

 		8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS
SN54ALS299FH TI

获取价格

 		IC,SHIFT REGISTER,ALS-TTL,LLCC,20PIN,CERAMIC
SN54ALS299FK TI

获取价格

 		8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS
SN54ALS299J TI

获取价格

 		8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

与SN54ALS29823JT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证