SMPS Stacked MLC Capacitors
(SM9 Style) Technical Information on SMPS Capacitors
ELECTRICAL SPECIFICATIONS
Temperature Coefficient
Dielectric Withstanding Voltage 25°C (Flash Test)
C0G and X7R: 1ꢂ05 rated voltage for ꢂ seconds with ꢂ0 mA max
charging current. (ꢂ00 ꢄolt units @ 7ꢂ0 ꢄDC)
ZꢂU: 1005 rated voltage for ꢂ seconds with ꢂ0 mA max charging
current.
C0G: A Temperature Coefficient - 0 ±±0 ppmꢀ/Cꢁ -ꢂꢂ/ to ꢃ+1ꢂ/C
X7R: C Temperature Coefficient - ±+ꢂ5ꢁ -ꢂꢂ/ to ꢃ+1ꢂ/C
ZꢂU: E Temperature Coefficient - ꢃ11ꢁ -ꢂ65ꢁ ꢃ+0/ to ꢃ8ꢂ/C
Capacitance Test (MIL-STD-101 Method ±0ꢂ)
C0G: 1ꢂ/Cꢁ +.0±0.1 ꢄrms (open circuit voltage) at +KHz
X7R: 1ꢂ/Cꢁ +.0±0.1 ꢄrms (open circuit voltage) at +KHz
ZꢂU: 1ꢂ/Cꢁ 0.ꢂ ꢄrms max (open circuit voltage) at +KHz
Life Test (+000 hrs)
C0G and X7R: 1005 rated voltage at ꢃ+1ꢂ/C. (ꢂ00 ꢄolt units @
600 ꢄDC)
ZꢂU: +ꢂ05 rated voltage at ꢃ8ꢂ/C
Dissipation Factor 25°C
C0G: 0.+ꢂ5 Max @ 1ꢂ/Cꢁ +.0±0.1 ꢄrms (open circuit voltage) at +KHz
X7R: 1.ꢂ5 Max @ 1ꢂ/Cꢁ +.0±0.1 ꢄrms (open circuit voltage) at +KHz
ZꢂU: ±.05 Max @ 1ꢂ/Cꢁ 0.ꢂ ꢄrms max (open circuit voltage) at +KHz
Moisture Resistance (MIL-STD-101 Method +06)
C0Gꢁ X7Rꢁ ZꢂU: Ten cycles with no voltage applied.
Thermal Shock (MIL-STD-101 Method +07ꢁ Condition A)
Immersion Cycling (MIL-STD-101 Method +04ꢁ Condition B)
Insulation Resistance 25°C (MIL-STD-101 Method ±01)
C0G and X7R: +00K MΩ or +000 MΩ-μFꢁ whichever is less.
ZꢂU: +0K MΩ or +000 MΩ-μFꢁ whichever is less.
Resistance To Solder Heat (MIL-STD-101ꢁ Method 1+0ꢁ
Condition Bꢁ for 10 seconds)
Insulation Resistance 125°C (MIL-STD-101 Method ±01)
C0G and X7R: +0K MΩ or +00 MΩ-μFꢁ whichever is less.
ZꢂU: +K MΩ or +00 MΩ-μFꢁ whichever is less.
Typical ESR Performance (mΩ)
Aluminum
Electrolytic
100μF/50V
±00
Low ESR
Solid Aluminum
MLCC
MLCC
Solid Tantalum
100μF/10V
Electrolytic
100μF/16V
SMPS
100μF/50V
SMPS
4.7μF/50V
ESR @ +0KHz
ESR @ ꢂ0KHz
ESR @ +00KHz
ESR @ ꢂ00KHz
ESR @ +MHz
ESR @ ꢂMHz
ESR @ +0MHz
71
67
61
ꢂ6
ꢂ6
71
9+
19
11
10
+8
+7
+7
11
±
1
1.ꢂ
4
7
+1.ꢂ
10
66
1±
+ꢂ
8
7.ꢂ
8
18ꢂ
180
16ꢂ
16ꢂ
±±ꢂ
ꢂ60
+4
HOW TO ORDER
AVX Styles: SM91, SM92, SM93, SM94, SM95, SM96
SM9
1
7
C
106
M
A
N
660
AVX Style
Size
SM9 = Plastic dimen-
Size
See
Voltage
ꢂ0ꢄ = ꢂ
+00ꢄ = +
100ꢄ = 1
ꢂ00ꢄ = 7
Temperature Capacitance
Capacitance
Tolerance
Test
Level
A = Standard
B = Hi-Rel
Termination
N = Straight Lead
J = Leads formed
in
L = Leads formed
out
Height
See table
on
page 18 for
max cap.
per
Coefficient
C0G = A
X7R = C
Code
(1 significant C0G: J = ±ꢂ5
digits ꢃ no.
of zeros)
Case
sions
chart
K = ±+05
M = ±105
*
ZꢂU = E
+0 pF = +00 X7R: K = ±+05
+00 pF = +0+
+ꢁ000 pF = +01
M = ±105
Z = ꢃ80ꢁ -105
height
11ꢁ000 pF = 11± ZꢂU: Z = ꢃ80ꢁ -105
110ꢁ000 pF = 114
+ μF = +0ꢂ
P = GMꢄ (ꢃ+00ꢁ -05)
+0 μF = +06
+00 μF = +07
Note: Capacitors with X7R and ZꢂU dielectrics are not intended for applications
across AC supply mains or AC line filtering with polarity reversal. Contact plant
for recommendations.
Hi-Rel screening for C0G and X7R only. Screening consists of +005 Group A
*
(B Level)ꢁ Subgroup + per MIL-PRF-49470.
26