5秒后页面跳转
SCANSTA111SMX/NOPB PDF预览

SCANSTA111SMX/NOPB

更新时间: 2024-02-10 15:14:58
品牌 Logo 应用领域
美国国家半导体 - NSC 外围集成电路
页数 文件大小 规格书
31页 897K
描述
IC SPECIALTY MICROPROCESSOR CIRCUIT, PBGA49, FBGA-49, Microprocessor IC:Other

SCANSTA111SMX/NOPB 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:LFBGA, BGA49,7X7,32Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.07JESD-30 代码:S-PBGA-B49
JESD-609代码:e1长度:7 mm
湿度敏感等级:4端子数量:49
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:LFBGA
封装等效代码:BGA49,7X7,32封装形状:SQUARE
封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
座面最大高度:1.5 mm子类别:Other Microprocessor ICs
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:40宽度:7 mm
uPs/uCs/外围集成电路类型:MICROPROCESSOR CIRCUITBase Number Matches:1

SCANSTA111SMX/NOPB 数据手册

 浏览型号SCANSTA111SMX/NOPB的Datasheet PDF文件第2页浏览型号SCANSTA111SMX/NOPB的Datasheet PDF文件第3页浏览型号SCANSTA111SMX/NOPB的Datasheet PDF文件第4页浏览型号SCANSTA111SMX/NOPB的Datasheet PDF文件第5页浏览型号SCANSTA111SMX/NOPB的Datasheet PDF文件第6页浏览型号SCANSTA111SMX/NOPB的Datasheet PDF文件第7页 
October 2005  
SCANSTA111  
Enhanced SCAN bridge  
Multidrop Addressable IEEE 1149.1 (JTAG) Port  
n 3 IEEE 1149.1-compatible configurable local scan ports  
n Mode Register0 allows local TAPs to be bypassed,  
selected for insertion into the scan chain individually, or  
serially in groups of two or three  
n Transparent Mode can be enabled with a single  
instruction to conveniently buffer the backplane IEEE  
1149.1 pins to those on a single local scan port  
n LSP ACTIVE outputs provide local port enable signals  
for analog busses supporting IEEE 1149.4.  
n General purpose local port passthrough bits are useful  
for delivering write pulses for FPGA programming or  
monitoring device status.  
General Description  
The SCANSTA111 extends the IEEE Std. 1149.1 test bus  
into a multidrop test bus environment. The advantage of a  
multidrop approach over a single serial scan chain is im-  
proved test throughput and the ability to remove a board  
from the system and retain test access to the remaining  
modules. Each SCANSTA111 supports up to  
3 local  
IEEE1149.1 scan rings which can be accessed individually  
or combined serially. Addressing is accomplished by loading  
the instruction register with a value matching that of the Slot  
inputs. Backplane and inter-board testing can easily be ac-  
complished by parking the local TAP Controllers in one of the  
stable TAP Controller states via a Park instruction. The 32-bit  
TCK counter enables built in self test operations to be per-  
formed on one port while other scan chains are simulta-  
neously tested.  
n Known Power-up state  
n TRST on all local scan ports  
n 32-bit TCK counter  
n 16-bit LFSR Signature Compactor  
n Local TAPs can become TRI-STATE via the OE input to  
allow an alternate test master to take control of the local  
TAPs (LSP0-2 have a TRI-STATE notification output)  
n 3.0-3.6V VCC Supply Operation  
Features  
n True IEEE 1149.1 hierarchical and multidrop  
addressable capability  
n Power-off high impedance inputs and outputs  
n Supports live insertion/withdrawal  
n The 7 slot inputs support up to 121 unique addresses,  
an Interrogation Address, Broadcast Address, and 4  
Multi-cast Group Addresses (address 000000 is  
reserved)  
Connection Diagrams  
10124516  
10124502  
© 2005 National Semiconductor Corporation  
DS101245  
www.national.com  

STM32F103C8T6 替代型号

型号 品牌 替代类型 描述 数据表

与SCANSTA111SMX/NOPB相关器件

型号 品牌 描述 获取价格 数据表
SCANSTA112 NSC 7-port Multidrop IEEE 1149.1 (JTAG) Multiplexer

获取价格

SCANSTA112 TI 7 端口多点 IEEE 1149.1 (JTAG) 多路复用器

获取价格

SCANSTA112_05 NSC 7-Port Multidrop IEEE 1149.1 (JTAG) Multiplexer

获取价格

SCANSTA112SM NSC 7-port Multidrop IEEE 1149.1 (JTAG) Multiplexer

获取价格

SCANSTA112SM TI 7 端口多点 IEEE 1149.1 (JTAG) 多路复用器 | NZD | 100 |

获取价格

SCANSTA112SM/NOPB TI 7 端口多点 IEEE 1149.1 (JTAG) 多路复用器 | NZD | 100 |

获取价格