Datasheet > SC16C2552B

SC16C2552B

更新时间： 2024-10-03 11:54:11

品牌	Logo	应用领域
恩智浦 - NXP		先进先出芯片
页数	文件大小	规格书
38页	179K
描述
5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SC16C2552B 数据手册

SC16C2552B

5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte

FIFOs

Rev. 03 — 12 February 2009

Product data sheet

1. General description

The SC16C2552B is a two channel Universal Asynchronous Receiver and Transmitter

(UART) used for serial data communications. Its principal function is to convert parallel

data into serial data, and vice versa. The UART can handle serial data rates up to

5 Mbit/s.

The SC16C2552B is pin compatible with the PC16552 and ST16C2552. The

SC16C2552B provides enhanced UART functions with 16-byte FIFOs, modem control

interface, DMA mode data transfer and concurrent writes to control registers of both

channels. The DMA mode data transfer is controlled by the FIFO trigger levels and the

RXRDY and TXRDY signals. On-board status registers provide the user with error

indications and operational status. System interrupts and modem control features may be

tailored by software to meet speciﬁc user requirements. An internal loopback capability

allows on-board diagnostics. Independent programmable baud rate generators are

provided to select transmit and receive baud rates.

The SC16C2552B operates at 5 V, 3.3 V and 2.5 V and the industrial temperature range,

and is available in a plastic PLCC44 package.

2. Features

I Industrial temperature range (−40 °C to +85 °C)

I 5 V, 3.3 V and 2.5 V operation

I Pin-to-pin compatible to PC16C552, ST16C2552

I Up to 5 Mbit/s data rate at 5 V and 3.3 V, and 3 Mbit/s at 2.5 V

I 5 V tolerant on input only pins¹

I 16-byte transmit FIFO

I 16-byte receive FIFO with error ﬂags

I Independent transmit and receive UART control

I Four selectable receive FIFO interrupt trigger levels; ﬁxed transmit FIFO interrupt

trigger level

I Modem control functions (CTS, RTS, DSR, DTR, RI, CD)

I DMA operation and DMA monitoring via package I/O pins, TXRDY/RXRDY

I UART internal register sections A and B may be written to concurrently

I Multi-function output allows more package functions with fewer I/O pins

I Programmable character lengths (5, 6, 7, 8), with even, odd, or no parity

1. For data bus pins D7 to D0, see Table 23 “Limiting values”.

12 3 4 5 6 7...38

中文翻译

下载PDF

与SC16C2552B相关器件

型号	品牌	获取价格	描述	数据表
SC16C2552BIA44	NXP	获取价格	5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
SC16C2552BIA44,512	NXP	获取价格	SC16C2552B - 5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs LCC 44-Pi
SC16C2552BIA44,518	NXP	获取价格	SC16C2552B - 5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs LCC 44-Pi
SC16C2552BIA44,529	NXP	获取价格	SC16C2552B - 5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs LCC 44-Pi
SC16C2552BIA44-T	NXP	获取价格	5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
SC16C2552IA44	NXP	获取价格	Dual UART with 16-byte transmit and receive FIFOs
SC16C2552IA44,512	NXP	获取价格	SC16C2552IA44
SC16C550	NXP	获取价格	Universal Asynchronous Receiver/Transmitter (UART) with 16-byte FIFO and infrared (IrDA) e
SC16C550B	NXP	获取价格	5 V, 3.3 V and 2.5 V UART with 16-byte FIFOs
SC16C550BIA44	NXP	获取价格	5 V, 3.3 V and 2.5 V UART with 16-byte FIFOs

与SC16C2552B相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

38
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

33
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

30
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

42

产品中心

服务支持

精选活动

关于我们

帮助中心

SC16C2552B

SC16C2552B 数据手册

与SC16C2552B相关器件

与SC16C2552B相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SC16C2552B

SC16C2552B 数据手册

与SC16C2552B相关器件

与SC16C2552B相关文章

您还可以找

您在本页遇到什么问题？