5秒后页面跳转
SC16C2550BIB48-S PDF预览

SC16C2550BIB48-S

更新时间: 2024-02-13 08:44:02
品牌 Logo 应用领域
恩智浦 - NXP 微控制器和处理器串行IO控制器通信控制器外围集成电路先进先出芯片数据传输时钟
页数 文件大小 规格书
43页 212K
描述
暂无描述

SC16C2550BIB48-S 数据手册

 浏览型号SC16C2550BIB48-S的Datasheet PDF文件第2页浏览型号SC16C2550BIB48-S的Datasheet PDF文件第3页浏览型号SC16C2550BIB48-S的Datasheet PDF文件第4页浏览型号SC16C2550BIB48-S的Datasheet PDF文件第5页浏览型号SC16C2550BIB48-S的Datasheet PDF文件第6页浏览型号SC16C2550BIB48-S的Datasheet PDF文件第7页 
SC16C2550B  
5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte  
FIFOs  
Rev. 04 — 15 February 2007  
Product data sheet  
1. General description  
The SC16C2550B is a two channel Universal Asynchronous Receiver and Transmitter  
(UART) used for serial data communications. Its principal function is to convert parallel  
data into serial data and vice versa. The UART can handle serial data rates up to 5 Mbit/s.  
The SC16C2550B is pin compatible with the ST16C2550. It will power-up to be  
functionally equivalent to the 16C2450. The SC16C2550B provides enhanced UART  
functions with 16-byte FIFOs, modem control interface, DMA mode data transfer. The  
DMA mode data transfer is controlled by the FIFO trigger levels and the TXRDY and  
RXRDY signals. On-board status registers provide the user with error indications and  
operational status. System interrupts and modem control features may be tailored by  
software to meet specific user requirements. An internal loop-back capability allows  
on-board diagnostics. Independent programmable baud rate generators are provided to  
select transmit and receive baud rates.  
The SC16C2550B operates at 5 V, 3.3 V and 2.5 V and the industrial temperature range,  
and is available in plastic PLCC44, LQFP48, DIP40 and HVQFN32 packages.  
2. Features  
I 2 channel UART  
I 5 V, 3.3 V and 2.5 V operation  
I 5 V tolerant inputs  
I Industrial temperature range  
I Pin and functionally compatible to 16C2450 and software compatible with INS8250,  
SC16C550  
I Up to 5 Mbit/s data rate at 5 V and 3.3 V and 3 Mbit/s at 2.5 V  
I 16-byte transmit FIFO to reduce the bandwidth requirement of the external CPU  
I 16-byte receive FIFO with error flags to reduce the bandwidth requirement of the  
external CPU  
I Independent transmit and receive UART control  
I Four selectable Receive FIFO interrupt trigger levels  
I Software selectable baud rate generator  
I Standard asynchronous error and framing bits (Start, Stop and Parity Overrun Break)  
I Transmit, Receive, Line Status and Data Set interrupts independently controlled  
I Fully programmable character formatting:  
N 5-bit, 6-bit, 7-bit or 8-bit characters  
N Even, odd or no-parity formats  
N 1, 112 or 2-stop bit  

与SC16C2550BIB48-S相关器件

型号 品牌 获取价格 描述 数据表
SC16C2550BIBS NXP

获取价格

5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
SC16C2550BIBS,128 NXP

获取价格

SC16C2550B - 5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs QFN 32-Pi
SC16C2550BIBS,157 NXP

获取价格

SC16C2550B - 5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs QFN 32-Pi
SC16C2550BIBS-F NXP

获取价格

IC,UART,CMOS,LLCC,32PIN,PLASTIC
SC16C2550BIBS-S NXP

获取价格

5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
SC16C2550BIN40 NXP

获取价格

5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
SC16C2550BIN40,112 NXP

获取价格

SC16C2550BIN40
SC16C2550IA44 NXP

获取价格

Dual UART with 16 bytes of transmit and receive FIFOs and infrared (IrDA) encoder/decoder
SC16C2550IA44 PHILIPS

获取价格

Serial I/O Controller, CMOS, PQCC44,
SC16C2550IA44,512 NXP

获取价格

SC16C2550IA44