CCD area image sensor S7986-01, S7987-01
Electrical and optical characteristics (Ta=25 °C, unless otherwise noted)
ꢀꢀ
Parameter
Saturation output voltage
Vertical
Horizontal
CCD node sensitivity
Symbol
Vsat
Remark
Min.
Typ.
Fw × Sv
65
Max.
-
-
-
-
Unit
V
-
-
30
60
1.5
-
-
Full well capacity
Fw
Sv
-
ke
130
4
-
*
2.0
µV/e
25 °C
0 °C
2,000
100
6,000
300
300
-
Dark current
(MPP mode)
5
-
*
DS
e /pixel/s
-
6
-
*
Readout noise
Nr
DR
-
150
e rms
7
*
Dynamic range (area scanning)
Spectral response range
100
-
430
-
λ
-
200 to 1,100
-
-
nm
%
8
*
Photo response non-uniformity
*4: VOD=15 V, Load resistance=2.2 kΩ
PRNU
-
+/-10
*5: Dark current doubles for every 5 to 7 °C.
*6: -40 °C, operating frequency is 12 MHz.
*7: DR = Fw / Nr
*8: Measured at half of the full well capacity.
PRNU (%) = noise / signal × 100
Noise: fixed pattern noise (peak to peak)
Pin connections
ꢀꢀ
S7986-01
Description
Reset drain
Output transistor source
Output transistor drain
Output gate
S7987-01
Description
Reset drain
Output transistor source
Output transistor drain
Output gate
Pin
No.
Remark
Symbol
RD
OS
OD
OG
Symbol
RD
OS
OD
OG
SG
1
2
3
4
5
SG
Summing gate
Summing gate
Same timing as P2H
6
NC
NC
7
NC
NC
8
P2H
P1H
P2H
P1H
CCD horizontal register clock-2
CCD horizontal register clock-1
CCD horizontal register clock-2
CCD horizontal register clock-1
9
10
11
12
13
IG2H Test point (horizontal input gate-2)
IG1H Test point (horizontal input gate-1)
IG2H Test point (horizontal input gate-2)
IG1H Test point (horizontal input gate-1)
Shorted to 0 V
Shorted to 0 V
ISH
TG
ISH
TG
Test point (horizontal input source)
Transfer gate
Test point (horizontal input source)
Transfer gate
Shorted to RD
Same timing as P2VS *9
CCD vertical register clock-2
(storage area)
CCD vertical register clock-1
(storage area)
CCD vertical register clock-2
(storage area)
CCD vertical register clock-1
(storage area)
14
15
P2VS
P1VS
P2VS
P1VS
16
17
18
19
20
NC
NC
NC
NC
SS
Th1
Th2
P-
Thermistor
Thermistor
TE-cooler-
TE-cooler+
Substrate (GND)
CCD vertical register clock-2
(image area)
CCD vertical register clock-1
(image area)
P+
Substrate (GND)
CCD vertical register clock-2
(image area)
CCD vertical register clock-1
(image area)
SS
21
22
P2VI
P1VI
P2VI
P1VI
23
24
NC
RG
NC
RG
Reset gate
Reset gate
*9: TG is an isolation gate between vertical register and horizontal resister.
In standard operation, the same pulse of P2VS should be applied to the TG.
3