TIME SLOT ASSIGNMENT CIRCUIT
ELECTRICAL CHARACTERISTICS
S5T8555
(Unless otherwise noted; V = 5.0V ± 5%, Ta = 0°C to 70°C)
CC
Characteristic
Operating Current
Symbol
Test Conditions
Min.
Typ.
Max.
Unit
I
BCLK = 2.048MHz, all output
open
-
1
1.5
mA
CC
Input Voltage High
Input Voltage Low
Input Current 1
V
-
2.0
-
-
-
-
-
V
V
IH
V
-
0.7
1
IL
I
All Inputs Except Mode,
- 1
mA
I1
V £V £V
IL
IN
IH
Input Current 2
I
Mode, V = 0V
- 100
-
-
-
-
mA
I2
IN
Output Voltage High
V
FS and FS Outputs,
2.4
V
OH
X
R
I
= 3mA
OH
Output Voltage Low
FS and FS Outputs,
-
-
0.4
V
X
R
I
= 3mA
OH
TS output, I =3mA
-
-
-
-
0.4
50
V
X
OL
Rise and Fall Time of Clock
t
BCLK, CLK
nS
R (CK)
C
t
F (CK)
Delay to TS Low
t
C =50pF
-
-
-
-
-
140
nS
nS
nS
nS
X
D (TSXL)
L
Delay to TS High
t
R =1kW
30
50
30
100
X
D (TSXH)
L
Hold Time BCLK to Frame Sync
t
t
-
-
-
-
H (BFS)
H (FSB)
Set-Up Time from Frame Sync
BCLK
Delay Time from BLCK Low to
t
C = 50pF
-
-
50
nS
D
L
FS 0-3 High or Low
X/R
Hold Time from Channel Select
to CLK
t
-
-
H (CSC)
50
30
-
-
-
-
nS
nS
Set-Up Time from Channel
Select to CLK
t
SU (CSC)
Period of Clock
t
BCLK, CLK
BCLK, CLK
BCLK, CLK
240
50
-
-
-
-
-
-
-
-
-
-
-
-
-
-
nS
nS
nS
nS
nS
nS
nS
CK
t
W (CKH)
C
Width of Clock High
Width of Clock Low
t
50
W (CKL)
Set-Up Time from D to CLK
t
-
-
-
-
30
C
SU (DCC)
Hold Time from CLK to D
t
t
50
C
H (CDC)
Set-Up Time from CS to CLK
Hold Time from CLK to CS
30
SU (CC)
t
100
H (CC)
5